OpenCores
URL https://opencores.org/ocsvn/pltbutils/pltbutils/trunk

Subversion Repositories pltbutils

[/] [pltbutils/] [branches/] [dev0007/] [doc/] [required_updates.txt] - Blame information for rev 83

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 51 pela
pltbutils required_updates.txt
2
 
3
While pltbutils is still in alpha- and beta state, backwards compatibility in
4
new versions of pltbutils is not prioritized, because the code is still under
5
development.
6
If you have made testbenches which use pltbutils, you may need to make
7
modifications if you update to a newer version of pltbutils.
8
This document lists required modifications to your testbenches.
9
 
10 83 pela
alpha0006 -> alpha0007
11
Nothing.
12
 
13 51 pela
alpha0005 -> alpha0006
14
For more information and examples, see specification_pltbutils.pdf .
15
1. One less file to be compiled:
16
   src/vhdl/pltbutils_type_pkg.vhd has been removed.
17
2. testname() has been removed. Call starttest() and endtest() instead.
18
3. In the testbech top, replace
19
      -- Simulation status- and control signals
20
      signal test_num       : integer;
21
      -- VHDL-1993:
22
      --signal test_name      : string(pltbutils_test_name'range);
23
      --signal info           : string(pltbutils_info'range);
24
      -- VHDL-2002:
25
      signal test_name      : string(pltbutils_sc.test_name'range);
26
      signal info           : string(pltbutils_sc.info'range);
27
 
28
      signal checks         : integer;
29
      signal errors         : integer;
30
      signal stop_sim       : std_logic;
31
   with
32
     -- Simulation status- and control signals
33
     -- for accessing .stop_sim and for viewing in waveform window
34
     signal pltbs          : pltbs_t := C_PLTBS_INIT;
35
 
36
4. In the testbench top, under begin, remove
37
      -- Simulation status and control for viewing in waveform window
38
      -- VHDL-1993:
39
      --test_num  <= pltbutils_test_num;
40
      --test_name <= pltbutils_test_name;
41
      --checks    <= pltbutils_chk_cnt;
42
      --errors    <= pltbutils_err_cnt;
43
      -- VHDL-2002:
44
      test_num  <= pltbutils_sc.test_num;
45
      test_name <= pltbutils_sc.test_name;
46
      info      <= pltbutils_sc.info;
47
      checks    <= pltbutils_sc.chk_cnt;
48
      errors    <= pltbutils_sc.err_cnt;
49
      stop_sim  <= pltbutils_sc.stop_sim;
50
 
51
5. Feed stop_sim input of testbench component with pltbs.stop_sim instead
52
   of just stop_sim.
53
6. If the testcase procudure resides in a separate VHDL component,
54
   that component should output pltbs of type pltbs_t.
55
7. The testcase process should instansiate the following variable:
56
     variable pltbv  : pltbv_t := C_PLTBV_INIT;
57
8. In calls to pltbutils procedures, replace the argument
58
     pltbutils_sc
59
   with
60
     pltbv, pltbs
61
9. In the waveform window, replace the old simulation status signals
62
   with pltbs, and expand it to view the member elements.
63
 
64
alpha0004 -> alpha0005
65
1. One more file needs to be compiled: src/vhdl/pltbutils_user_cfg_pkg.vhd .
66
2. Call starttest() before a test, and endtest() after.
67
   Previously, testname() should be called before a test, but testname() is
68
   now depricated and will be removed in a later version.
69
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.