OpenCores
URL https://opencores.org/ocsvn/pltbutils/pltbutils/trunk

Subversion Repositories pltbutils

[/] [pltbutils/] [branches/] [dev0007/] [sim/] [modelsim_tb_example2/] [bin/] [comp.do] - Blame information for rev 66

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 pela
# comp.do
2
# ModelSim do-script for compiling design and testbench
3
vlib work
4
vcom -novopt -work work \
5 64 pela
     ../../../examples/vhdl/rtl_example/dut_example.vhd \
6 2 pela
     ../../../src/vhdl/txt_util.vhd \
7 28 pela
     ../../../src/vhdl/pltbutils_user_cfg_pkg.vhd \
8 2 pela
     ../../../src/vhdl/pltbutils_func_pkg.vhd \
9
     ../../../src/vhdl/pltbutils_comp.vhd \
10
     ../../../src/vhdl/pltbutils_comp_pkg.vhd \
11 64 pela
     ../../../examples/vhdl/tb_example2/tc_example2.vhd \
12 2 pela
     $1 \
13 64 pela
     ../../../examples/vhdl/tb_example2/tb_example2.vhd
14 2 pela
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.