OpenCores
URL https://opencores.org/ocsvn/pltbutils/pltbutils/trunk

Subversion Repositories pltbutils

[/] [pltbutils/] [trunk/] [doc/] [release_note.txt] - Blame information for rev 24

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 4 pela
pltbutils release_note.txt
2
 
3 19 pela
alpha0004 December 03, 2013
4
1. Corrected returned ranges from to_ascending() and to_descending()
5
   in pltbutils_func_pkg.vhd, to make them work with vectors where the lowest
6
   bit does not have number 0.
7
 
8 16 pela
alpha0003 December 02, 2013
9
1. Added a line feed before printing the test name for clarity,
10
   in procedure testname() in pltbutils.vhd .
11
2. Added functions to_ascending(), to_descending() and hxstr()
12
   in pltbutils.vhd (not yet included in the specification).
13
3. check() in pltbutils.vhd now outputs hexadecimal values instead of
14
   binary values for std_logic_vector, unsigned and signed.
15
4. Updated tb_example.vhd, tc_example.vhd and tc1.vhd to feed
16
   the generic G_DISABLE_BUGS to tc1.
17
   The message "Bug here somewhere" is now only output when
18
   G_DISABLE_BUGS=0.
19
 
20 4 pela
alpha0002 November 10, 2013
21
1. Added doc/release_note.txt
22
2. Removed file paths from pltbutils_files.lst
23
3. Added overloaded print procedures with boolean argument called active,
24
   which is useful for debug switches, etc.
25
4. Added inverted clock output and a generic for setting initial value to
26
   pltbutils_clkgen in  pltbutils_comp.vhd and pltbutils_comp_pkg.vhd .
27
   The inverted clock output can be used when a differential
28
   clock is needed.
29
5. Added overloaded procedures waitsig().
30
6. Updated specification
31
 
32
alpha0001 September 2, 2013
33
1. First commit

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.