OpenCores
URL https://opencores.org/ocsvn/pmodda4driver/pmodda4driver/trunk

Subversion Repositories pmodda4driver

[/] [pmodda4driver/] [trunk/] [README.md] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 ldalmasso
# PmodDA4Driver
2
Pmod DA4 Driver for the 8 Channels 12-bit Digital-to-Analog Converter AD5628.
3
This module implements a Pmod DA4 Driver for the 8 Channels 12-bit Digital-to-Analog Converter AD5628. The communication with the DAC uses the SPI protocol (Write only). User can specifies the SPI Serial Clock Frequency (up to 50 MHz).
4
 
5
pmodda4driver
6
 
7
## Usage
8
 
9
The o_ready signal (set to '1') indicates the PmodDA4Driver is ready to receive new data (command, address and digital value). Once data are set, the i_enable signal can be triggered (set to '1') to begin transmission. The o_ready signal is set to '0' to acknowledge the receipt and the application of the new data. When the transmission is complete, the o_ready is set to '1' and the PmodDA4Driver is ready for new transmission.
10
 
11
Commands:
12
| C3 | C2 | C1 | C0 | Description |
13
| -- | -- | -- | -- | ----------- |
14
| 0 | 0 | 0 | 0 | Write to Input Register n |
15
| 0 | 0 | 0 | 1 | Update DAC Register n |
16
| 0 | 0 | 1 | 0 | Write to Input Register n, update all (software /LDAC) |
17
| 0 | 0 | 1 | 1 | Write to and update DAC Channel n |
18
| 0 | 1 | 0 | 0 | Power down/power up DAC |
19
| 0 | 1 | 0 | 1 | Load clear code register |
20
| 0 | 1 | 1 | 0 | Load /LDAC register |
21
| 0 | 1 | 1 | 1 | Reset (power-on reset) |
22
| 1 | 0 | 0 | 0 | Set up internal REF register |
23
| - | - | - | - | Reserved |
24
 
25
Address
26
| A3 | A2 | A1 | A0 | Description |
27
| -- | -- | -- | -- | ----------- |
28
| 0 | 0 | 0 | 0 | DAC Channel A |
29
| 0 | 0 | 0 | 1 | DAC Channel B |
30
| 0 | 0 | 1 | 0 | DAC Channel C |
31
| 0 | 0 | 1 | 1 | DAC Channel D |
32
| 0 | 1 | 0 | 0 | DAC Channel E |
33
| 0 | 1 | 0 | 1 | DAC Channel F |
34
| 0 | 1 | 1 | 0 | DAC Channel G |
35
| 0 | 1 | 1 | 1 | DAC Channel H |
36
| 1 | 1 | 1 | 1 | DAC All Channels |
37
 
38
## Signal Generator Pin Description
39
 
40
### Generics
41
 
42
| Name | Description |
43
| ---- | ----------- |
44
| sys_clock | System Input Clock Frequency (Hz) |
45
| spi_clock | SPI Serial Clock Frequency (up to 50 MHz) |
46
 
47
### Ports
48
 
49
| Name | Type | Description |
50
| ---- | ---- | ----------- |
51
| i_sys_clock | Input | System Input Clock |
52
| i_enable | Input | Module Enable ('0': Disable, '1': Enable) |
53
| i_command | Input | DAC Command (4 bits) |
54
| i_addr | Input | DAC Address Register (4 bits) |
55
| i_digital_value | Input | DAC Value (12 bits) |
56
| i_config | Input | DAC Configuration Bits (8 bits) |
57
| o_ready | Output | Ready to convert Next Digital Value ('0': NOT Ready, '1': Ready) |
58
| o_sclk | Output | SPI Serial Clock |
59
| o_mosi | Output | SPI Master Output Slave Input Data line |
60
| o_ss | Output | SPI Slave Select Line ('0': Enable, '1': Disable) |

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.