| 1 |
13 |
skordal |
// The Potato Processor
|
| 2 |
|
|
// (c) Kristian Klomsten Skordal 2015 <kristian.skordal@wafflemail.net>
|
| 3 |
|
|
// Report bugs and issues on <http://opencores.org/project,potato,bugtracker>
|
| 4 |
|
|
|
| 5 |
|
|
#ifndef POTATO_H
|
| 6 |
|
|
#define POTATO_H
|
| 7 |
|
|
|
| 8 |
|
|
// This file contains various defines neccessary for using the Potato processor
|
| 9 |
|
|
// with current RISC-V compilers. It also makes sure that applications keep
|
| 10 |
|
|
// working even though the supervisor extension specification should change.
|
| 11 |
|
|
|
| 12 |
|
|
// Control and status registers:
|
| 13 |
|
|
#define CSR_SUP0 0x500
|
| 14 |
|
|
#define CSR_SUP1 0x501
|
| 15 |
|
|
#define CSR_EPC 0x502
|
| 16 |
|
|
#define CSR_BADVADDR 0x503
|
| 17 |
|
|
#define CSR_EVEC 0x508
|
| 18 |
|
|
#define CSR_CAUSE 0x509
|
| 19 |
|
|
#define CSR_STATUS 0x50a
|
| 20 |
|
|
#define CSR_HARTID 0x50b
|
| 21 |
|
|
#define CSR_TOHOST 0x51e
|
| 22 |
|
|
#define CSR_FROMHOST 0x51f
|
| 23 |
|
|
#define CSR_CYCLE 0xc00
|
| 24 |
|
|
#define CSR_CYCLEH 0xc80
|
| 25 |
|
|
#define CSR_TIME 0xc01
|
| 26 |
|
|
#define CSR_TIMEH 0xc81
|
| 27 |
|
|
#define CSR_INSTRET 0xc02
|
| 28 |
|
|
#define CSR_INSTRETH 0xc82
|
| 29 |
|
|
|
| 30 |
|
|
// Exception cause values:
|
| 31 |
|
|
#define CAUSE_INSTR_MISALIGN 0x00
|
| 32 |
|
|
#define CAUSE_INSTR_FETCH 0x01
|
| 33 |
|
|
#define CAUSE_INVALID_INSTR 0x02
|
| 34 |
|
|
#define CAUSE_SYSCALL 0x06
|
| 35 |
|
|
#define CAUSE_BREAKPOINT 0x07
|
| 36 |
|
|
#define CAUSE_LOAD_MISALIGN 0x08
|
| 37 |
|
|
#define CAUSE_STORE_MISALIGN 0x09
|
| 38 |
|
|
#define CAUSE_LOAD_ERROR 0x0a
|
| 39 |
|
|
#define CAUSE_STORE_ERROR 0x0b
|
| 40 |
|
|
#define CAUSE_FROMHOST 0x1e
|
| 41 |
|
|
|
| 42 |
|
|
#define CAUSE_IRQ_BASE 0x10
|
| 43 |
|
|
|
| 44 |
|
|
// Status register bit indices:
|
| 45 |
|
|
#define STATUS_EI 2 // Enable Interrupts
|
| 46 |
|
|
#define STATUS_PEI 3 // Previous value of Enable Interrupts
|
| 47 |
|
|
#define STATUS_IM_MASK 0x00ff0000 // Interrupt Mask
|
| 48 |
|
|
#define STATUS_PIM_MASK 0xff000000 // Previous Interrupt Mask
|
| 49 |
|
|
|
| 50 |
|
|
#define STRINGIFY(x) _STRINGIFY(x)
|
| 51 |
|
|
#define _STRINGIFY(x) #x
|
| 52 |
|
|
|
| 53 |
|
|
#define potato_enable_interrupts() asm volatile("csrsi %[status], 1 << %[ei_bit]\n" \
|
| 54 |
|
|
:: [status] "i" (CSR_STATUS), [ei_bit] "i" (STATUS_EI))
|
| 55 |
|
|
#define potato_disable_interrupts() asm volatile("csrci %[status], 1 << %[ei_bit] | 1 << %[pei_bit]\n" \
|
| 56 |
|
|
:: [status] "i" (CSR_STATUS), [ei_bit] "i" (STATUS_EI), [pei_bit] "i" (STATUS_PEI))
|
| 57 |
|
|
|
| 58 |
|
|
#define potato_enable_irq(n) \
|
| 59 |
|
|
do { \
|
| 60 |
|
|
register uint32_t temp = 0; \
|
| 61 |
|
|
asm volatile( \
|
| 62 |
|
|
"li %[temp], 1 << %[shift]\n" \
|
| 63 |
|
|
"csrs %[status], %[temp]\n" \
|
| 64 |
|
|
:: [temp] "r" (temp), [shift] "i" (n + 16), [status] "i" (CSR_STATUS)); \
|
| 65 |
|
|
} while(0)
|
| 66 |
|
|
|
| 67 |
|
|
#define potato_disable_irq(n) \
|
| 68 |
|
|
do { \
|
| 69 |
|
|
register uint32_t temp = 0; \
|
| 70 |
|
|
asm volatile( \
|
| 71 |
|
|
"li %[temp], 1 << %[shift]\n" \
|
| 72 |
|
|
"csrc %[status], %[temp]\n" \
|
| 73 |
|
|
:: [temp] "r" (temp), [shift] "i" (n + 24), [status] "i" (CSR_STATUS)); \
|
| 74 |
|
|
} while(0)
|
| 75 |
|
|
|
| 76 |
|
|
#define potato_get_badvaddr(n) \
|
| 77 |
|
|
do { \
|
| 78 |
|
|
register uint32_t temp = 0; \
|
| 79 |
|
|
asm volatile ( \
|
| 80 |
|
|
"csrr %[temp], CSR_BADVADDR\n" \
|
| 81 |
|
|
: [temp] "=r" (temp)); \
|
| 82 |
|
|
n = temp; \
|
| 83 |
|
|
} while(0)
|
| 84 |
|
|
|
| 85 |
|
|
#endif
|
| 86 |
|
|
|
