URL
https://opencores.org/ocsvn/potato/potato/trunk
[/] [potato/] [trunk/] [riscv-tests/] [hwacha_xcpt.h] - Blame information for rev 58
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
50 |
skordal |
// See LICENSE for license details.
|
2 |
|
|
|
3 |
|
|
#ifndef _HWACHA_XCPT_H
|
4 |
|
|
#define _HWACHA_XCPT_H
|
5 |
|
|
|
6 |
|
|
#include "encoding.h"
|
7 |
|
|
|
8 |
|
|
#define HWACHA_CAUSE_ILLEGAL_CFG CAUSE_ILLEGAL_INSTRUCTION // AUX: 0=illegal nxpr, 1=illegal nfpr
|
9 |
|
|
#define HWACHA_CAUSE_ILLEGAL_INSTRUCTION CAUSE_ILLEGAL_INSTRUCTION // AUX: instruction
|
10 |
|
|
#define HWACHA_CAUSE_PRIVILEGED_INSTRUCTION CAUSE_ILLEGAL_INSTRUCTION // AUX: instruction
|
11 |
|
|
#define HWACHA_CAUSE_TVEC_ILLEGAL_REGID CAUSE_ILLEGAL_INSTRUCTION // AUX: instruction
|
12 |
|
|
#define HWACHA_CAUSE_VF_MISALIGNED_FETCH CAUSE_MISALIGNED_FETCH // AUX: pc
|
13 |
|
|
#define HWACHA_CAUSE_VF_FAULT_FETCH CAUSE_FAULT_FETCH // AUX: pc
|
14 |
|
|
#define HWACHA_CAUSE_VF_ILLEGAL_INSTRUCTION CAUSE_ILLEGAL_INSTRUCTION // AUX: pc
|
15 |
|
|
#define HWACHA_CAUSE_VF_ILLEGAL_REGID CAUSE_ILLEGAL_INSTRUCTION // AUX: pc
|
16 |
|
|
#define HWACHA_CAUSE_MISALIGNED_LOAD CAUSE_MISALIGNED_LOAD // AUX: badvaddr
|
17 |
|
|
#define HWACHA_CAUSE_MISALIGNED_STORE CAUSE_MISALIGNED_STORE // AUX: badvaddr
|
18 |
|
|
#define HWACHA_CAUSE_FAULT_LOAD CAUSE_FAULT_LOAD // AUX: badvaddr
|
19 |
|
|
#define HWACHA_CAUSE_FAULT_STORE CAUSE_FAULT_STORE // AUX: badvaddr
|
20 |
|
|
|
21 |
|
|
#endif
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.