OpenCores
URL https://opencores.org/ocsvn/potato/potato/trunk

Subversion Repositories potato

[/] [potato/] [trunk/] [riscv-tests/] [slli.S] - Blame information for rev 6

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 6 skordal
# See LICENSE for license details.
2
 
3
#*****************************************************************************
4
# slli.S
5
#-----------------------------------------------------------------------------
6
#
7
# Test slli instruction.
8
#
9
 
10
#include "riscv_test.h"
11
#include "test_macros.h"
12
 
13
RVTEST_RV32U
14
RVTEST_CODE_BEGIN
15
 
16
  #-------------------------------------------------------------
17
  # Arithmetic tests
18
  #-------------------------------------------------------------
19
 
20
  TEST_IMM_OP( 2,  slli, 0x00000001, 0x00000001, 0  );
21
  TEST_IMM_OP( 3,  slli, 0x00000002, 0x00000001, 1  );
22
  TEST_IMM_OP( 4,  slli, 0x00000080, 0x00000001, 7  );
23
  TEST_IMM_OP( 5,  slli, 0x00004000, 0x00000001, 14 );
24
  TEST_IMM_OP( 6,  slli, 0x80000000, 0x00000001, 31 );
25
 
26
  TEST_IMM_OP( 7,  slli, 0xffffffff, 0xffffffff, 0  );
27
  TEST_IMM_OP( 8,  slli, 0xfffffffe, 0xffffffff, 1  );
28
  TEST_IMM_OP( 9,  slli, 0xffffff80, 0xffffffff, 7  );
29
  TEST_IMM_OP( 10, slli, 0xffffc000, 0xffffffff, 14 );
30
  TEST_IMM_OP( 11, slli, 0x80000000, 0xffffffff, 31 );
31
 
32
  TEST_IMM_OP( 12, slli, 0x21212121, 0x21212121, 0  );
33
  TEST_IMM_OP( 13, slli, 0x42424242, 0x21212121, 1  );
34
  TEST_IMM_OP( 14, slli, 0x90909080, 0x21212121, 7  );
35
  TEST_IMM_OP( 15, slli, 0x48484000, 0x21212121, 14 );
36
  TEST_IMM_OP( 16, slli, 0x80000000, 0x21212121, 31 );
37
 
38
  #-------------------------------------------------------------
39
  # Source/Destination tests
40
  #-------------------------------------------------------------
41
 
42
  TEST_IMM_SRC1_EQ_DEST( 17, slli, 0x00000080, 0x00000001, 7 );
43
 
44
  #-------------------------------------------------------------
45
  # Bypassing tests
46
  #-------------------------------------------------------------
47
 
48
  TEST_IMM_DEST_BYPASS( 18, 0, slli, 0x00000080, 0x00000001, 7  );
49
  TEST_IMM_DEST_BYPASS( 19, 1, slli, 0x00004000, 0x00000001, 14 );
50
  TEST_IMM_DEST_BYPASS( 20, 2, slli, 0x80000000, 0x00000001, 31 );
51
 
52
  TEST_IMM_SRC1_BYPASS( 21, 0, slli, 0x00000080, 0x00000001, 7  );
53
  TEST_IMM_SRC1_BYPASS( 22, 1, slli, 0x00004000, 0x00000001, 14 );
54
  TEST_IMM_SRC1_BYPASS( 23, 2, slli, 0x80000000, 0x00000001, 31 );
55
 
56
  TEST_IMM_ZEROSRC1( 24, slli, 0, 31 );
57
  TEST_IMM_ZERODEST( 25, slli, 33, 20 );
58
 
59
  TEST_PASSFAIL
60
 
61
RVTEST_CODE_END
62
 
63
  .data
64
RVTEST_DATA_BEGIN
65
 
66
  TEST_DATA
67
 
68
RVTEST_DATA_END

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.