1 |
2 |
arif_endro |
-- $Id: output.vhdl,v 1.1.1.1 2005-11-15 01:51:29 arif_endro Exp $
|
2 |
|
|
-------------------------------------------------------------------------------
|
3 |
|
|
-- Title : Output Data
|
4 |
|
|
-- Project :
|
5 |
|
|
-------------------------------------------------------------------------------
|
6 |
|
|
-- File : output.vhdl
|
7 |
|
|
-- Author : "Arif E. Nugroho" <arif_endro@yahoo.com>
|
8 |
|
|
-- Created : 2005/11/01
|
9 |
|
|
-- Last update :
|
10 |
|
|
-- Simulators :
|
11 |
|
|
-- Synthesizers:
|
12 |
|
|
-- Target :
|
13 |
|
|
-------------------------------------------------------------------------------
|
14 |
|
|
-- Description : Save output to file, to be analyzed.
|
15 |
|
|
-------------------------------------------------------------------------------
|
16 |
14 |
arif_endro |
-- Copyright (C) 2005 Arif Endro Nugroho
|
17 |
2 |
arif_endro |
-------------------------------------------------------------------------------
|
18 |
|
|
--
|
19 |
|
|
-- THIS SOURCE FILE MAY BE USED AND DISTRIBUTED WITHOUT RESTRICTION
|
20 |
|
|
-- PROVIDED THAT THIS COPYRIGHT STATEMENT IS NOT REMOVED FROM THE FILE AND THAT
|
21 |
|
|
-- ANY DERIVATIVE WORK CONTAINS THE ORIGINAL COPYRIGHT NOTICE AND THE
|
22 |
|
|
-- ASSOCIATED DISCLAIMER.
|
23 |
|
|
--
|
24 |
|
|
-------------------------------------------------------------------------------
|
25 |
|
|
--
|
26 |
|
|
-- THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
|
27 |
|
|
-- IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
|
28 |
|
|
-- MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO
|
29 |
|
|
-- EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
30 |
|
|
-- SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
|
31 |
|
|
-- PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
|
32 |
|
|
-- OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
|
33 |
|
|
-- WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
|
34 |
|
|
-- OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
|
35 |
|
|
-- ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
36 |
|
|
--
|
37 |
|
|
-------------------------------------------------------------------------------
|
38 |
|
|
|
39 |
|
|
library ieee;
|
40 |
|
|
use ieee.std_logic_1164.all;
|
41 |
|
|
use ieee.std_logic_arith.all;
|
42 |
|
|
use ieee.std_logic_unsigned.all;
|
43 |
|
|
use std.textio.all;
|
44 |
|
|
|
45 |
|
|
entity output is
|
46 |
|
|
port (
|
47 |
|
|
start : in bit;
|
48 |
|
|
y0 : in bit;
|
49 |
|
|
y1 : in bit;
|
50 |
|
|
y2 : in bit;
|
51 |
|
|
y3 : in bit
|
52 |
|
|
);
|
53 |
|
|
end output;
|
54 |
|
|
|
55 |
|
|
architecture test_bench of output is
|
56 |
|
|
|
57 |
|
|
file send_out_ptr : text open write_mode is "send_out.txt";
|
58 |
|
|
signal send_out : bit_vector (03 downto 00);
|
59 |
|
|
|
60 |
|
|
begin -- architecture test_bench
|
61 |
|
|
|
62 |
|
|
process (start)
|
63 |
|
|
variable send_out_ln : line;
|
64 |
|
|
begin
|
65 |
|
|
if (start = '0' and start'event) then
|
66 |
|
|
for a in send_out'range loop
|
67 |
|
|
write(send_out_ln, send_out(a));
|
68 |
|
|
writeline(send_out_ptr, send_out_ln);
|
69 |
|
|
end loop;
|
70 |
|
|
end if;
|
71 |
|
|
end process;
|
72 |
|
|
send_out <= ( y0 & y1 & y2 & y3 );
|
73 |
|
|
|
74 |
|
|
end test_bench;
|