OpenCores
URL https://opencores.org/ocsvn/qaz_libs/qaz_libs/trunk

Subversion Repositories qaz_libs

[/] [qaz_libs/] [trunk/] [PCIe/] [src/] [PCIe_debug_if.sv] - Blame information for rev 42

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 33 qaztronic
//////////////////////////////////////////////////////////////////////
2
////                                                              ////
3
//// Copyright (C) 2017 Authors and OPENCORES.ORG                 ////
4
////                                                              ////
5
//// This source file may be used and distributed without         ////
6
//// restriction provided that this copyright statement is not    ////
7
//// removed from the file and that any derivative work contains  ////
8
//// the original copyright notice and the associated disclaimer. ////
9
////                                                              ////
10
//// This source file is free software; you can redistribute it   ////
11
//// and/or modify it under the terms of the GNU Lesser General   ////
12
//// Public License as published by the Free Software Foundation; ////
13
//// either version 2.1 of the License, or (at your option) any   ////
14
//// later version.                                               ////
15
////                                                              ////
16
//// This source is distributed in the hope that it will be       ////
17
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
18
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
19
//// PURPOSE.  See the GNU Lesser General Public License for more ////
20
//// details.                                                     ////
21
////                                                              ////
22
//// You should have received a copy of the GNU Lesser General    ////
23
//// Public License along with this source; if not, download it   ////
24
//// from http://www.opencores.org/lgpl.shtml                     ////
25
////                                                              ////
26
//////////////////////////////////////////////////////////////////////
27
 
28
 
29
interface
30
  PCIe_debug_if
31
  (
32
    input reset,
33
    input clk
34
  );
35
 
36
    logic [2:0]   tlp_fmt;
37
    logic [4:0]   tlp_type;
38
    logic [2:0]   tlp_tc;
39
    logic         tlp_th;
40
    logic         tlp_td;
41
    logic         tlp_ep;
42
    logic [2:0]   tlp_attr;
43
    logic         tlp_at;
44
    logic [9:0]   tlp_length;
45
    logic [1:0]   tlp_ph;
46
 
47
    logic enable_r;
48
    logic [31:0] h0_r;
49
    logic [31:0] h1_r;
50
    logic [31:0] h2_r;
51
    logic [31:0] h3_r;
52
 
53
    logic tlp_is_3dw;
54
    logic tlp_is_4dw;
55
    logic [63:0] tlp_address;
56
 
57
 
58
// --------------------------------------------------------------------
59
//
60
endinterface
61
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.