OpenCores
URL https://opencores.org/ocsvn/qaz_libs/qaz_libs/trunk

Subversion Repositories qaz_libs

[/] [qaz_libs/] [trunk/] [axi4_stream_lib/] [src/] [axis_map_fifo.sv] - Blame information for rev 38

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 31 qaztronic 
//////////////////////////////////////////////////////////////////////
2 
////                                                              ////
3 36 qaztronic 
//// Copyright (C) 2016 Authors and OPENCORES.ORG                 ////
4 31 qaztronic 
////                                                              ////
5 
//// This source file may be used and distributed without         ////
6 
//// restriction provided that this copyright statement is not    ////
7 
//// removed from the file and that any derivative work contains  ////
8 
//// the original copyright notice and the associated disclaimer. ////
9 
////                                                              ////
10 
//// This source file is free software; you can redistribute it   ////
11 
//// and/or modify it under the terms of the GNU Lesser General   ////
12 
//// Public License as published by the Free Software Foundation; ////
13 
//// either version 2.1 of the License, or (at your option) any   ////
14 
//// later version.                                               ////
15 
////                                                              ////
16 
//// This source is distributed in the hope that it will be       ////
17 
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
18 
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
19 
//// PURPOSE.  See the GNU Lesser General Public License for more ////
20 
//// details.                                                     ////
21 
////                                                              ////
22 
//// You should have received a copy of the GNU Lesser General    ////
23 
//// Public License along with this source; if not, download it   ////
24 
//// from http://www.opencores.org/lgpl.shtml                     ////
25 
////                                                              ////
26 
//////////////////////////////////////////////////////////////////////
27 
 
28 
module
29 
  axis_map_fifo
30 
  #(
31 36 qaztronic 
    N,              // data bus width in bytes
32 37 qaztronic 
    I = 1,          // TID width
33 
    D = 1,          // TDEST width
34 31 qaztronic 
    U = 1,          // TUSER width
35 
    USE_TSTRB = 0,  //  set to 1 to enable, 0 to disable
36 
    USE_TKEEP = 0,  //  set to 1 to enable, 0 to disable
37 37 qaztronic 
    // USE_XID = 0,    //  set to 1 to enable, 0 to disable
38 38 qaztronic 
    W
39 31 qaztronic 
  )
40 
  (
41 
    axis_if         axis_in,
42 
    axis_if         axis_out,
43 
    output  [W-1:0] wr_data,
44 38 qaztronic 
    input   [W-1:0] rd_data
45 31 qaztronic 
  );
46 
 
47 
// --------------------------------------------------------------------
48 
// synthesis translate_off
49 
  initial
50 
  begin
51 37 qaztronic 
    // a_tid_unsuported:   assert(I == 0) else $fatal;
52 
    // a_tdest_unsuported: assert(D == 0) else $fatal;
53 
    // a_xid_unsuported: assert(USE_XID == 0) else $fatal;
54 31 qaztronic 
    a_w: assert(W == (N * 8) + (N * USE_TSTRB) + (N * USE_TKEEP) + I + D + U + 1) else $fatal;
55 
  end
56 
// synthesis translate_on
57 
// --------------------------------------------------------------------
58 
 
59 
 
60 
  // --------------------------------------------------------------------
61 
  //
62 
  generate
63 
    begin: assign_gen
64 
      if(USE_TSTRB & USE_TKEEP)
65 
      begin
66 
        assign wr_data =
67 
          {
68 
            axis_in.tlast,
69 
            axis_in.tuser,
70 
            axis_in.tstrb,
71 37 qaztronic 
            axis_in.tkeep,
72 
            axis_in.tdata
73 31 qaztronic 
          };
74 
        assign
75 
          {
76 
            axis_out.tlast,
77 
            axis_out.tuser,
78 
            axis_out.tstrb,
79 37 qaztronic 
            axis_out.tkeep,
80 
            axis_out.tdata
81 31 qaztronic 
          } = rd_data;
82 
      end
83 
      else if(USE_TSTRB)
84 
      begin
85 
        assign wr_data =
86 
          {
87 
            axis_in.tlast,
88 
            axis_in.tuser,
89 37 qaztronic 
            axis_in.tstrb,
90 
            axis_in.tdata
91 31 qaztronic 
          };
92 
        assign
93 
          {
94 
            axis_out.tlast,
95 
            axis_out.tuser,
96 37 qaztronic 
            axis_out.tstrb,
97 
            axis_out.tdata
98 31 qaztronic 
          } = rd_data;
99 
      end
100 
      else if(USE_TKEEP)
101 
      begin
102 
        assign wr_data =
103 
          {
104 
            axis_in.tlast,
105 
            axis_in.tuser,
106 37 qaztronic 
            axis_in.tkeep,
107 
            axis_in.tdata
108 31 qaztronic 
          };
109 
        assign
110 
          {
111 
            axis_out.tlast,
112 
            axis_out.tuser,
113 37 qaztronic 
            axis_out.tkeep,
114 
            axis_out.tdata
115 31 qaztronic 
          } = rd_data;
116 
      end
117 
      else
118 
      begin
119 
        assign wr_data =
120 
          {
121 
            axis_in.tlast,
122 37 qaztronic 
            axis_in.tuser,
123 
            axis_in.tdata
124 31 qaztronic 
          };
125 
        assign
126 
          {
127 
            axis_out.tlast,
128 37 qaztronic 
            axis_out.tuser,
129 
            axis_out.tdata
130 31 qaztronic 
          } = rd_data;
131 
      end
132 
    end
133 
  endgenerate
134 
 
135 
 
136 
// --------------------------------------------------------------------
137 
//
138 
endmodule
139 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.