OpenCores
URL https://opencores.org/ocsvn/qaz_libs/qaz_libs/trunk

Subversion Repositories qaz_libs

[/] [qaz_libs/] [trunk/] [basal/] [sim/] [tests/] [tb_pcie_scrambler/] [pcie_scrambler_testbench.v] - Blame information for rev 35

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 34 qaztronic
// --------------------------------------------------------------------
2
//
3
// --------------------------------------------------------------------
4
 
5
`timescale 10ps/1ps
6
 
7
 
8
module
9
  pcie_scrambler_testbench ();
10
 
11
// --------------------------------------------------------------------
12
  reg clock = 0;
13
 
14
  always
15
    #(20) clock <= ~clock;
16
 
17
 
18
// --------------------------------------------------------------------
19
  reg reset = 1;
20
 
21
  initial
22
    begin
23
      reset <= 1'b1;
24
 
25
      repeat(3)
26
        @(posedge clock);
27
 
28
      reset <= 1'b0;
29
    end
30
 
31
 
32
// --------------------------------------------------------------------
33
  wire [7:0] data_out;
34
 
35
  pcie_scrambler i_pcie_scrambler
36
  (
37
    .data_in( 0 ),
38
    .scram_en( 1'b1 ),
39
    .scram_rst( reset ),
40
    .data_out(data_out),
41
    .rst( reset ),
42
    .clk( clock )
43
  );
44
 
45
 
46
// --------------------------------------------------------------------
47
integer i = 0;
48
integer fh;
49
 
50
  initial
51
    begin
52
      fh = $fopen( "pcie_scrambler_0_in.csv" );
53
      $fdisplay( fh, "count, data_out" );
54
    end
55
 
56
  always @( posedge clock )
57
    begin
58
 
59
      if( ~reset )
60
        begin
61
          $display( "-#- %16.t | 0x%2x", $time, data_out );
62
 
63
          $fdisplay( fh, "%d,`%2x", i, data_out );
64
 
65
          i = i + 1;
66
        end
67
 
68
    end
69
 
70
 
71
endmodule
72
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.