OpenCores
URL https://opencores.org/ocsvn/quark/quark/trunk

Subversion Repositories quark

[/] [quark/] [trunk/] [05_HDLConstruction/] [01_OldArchitecture_ReferenceOnly/] [Quantum.wcfg] - Blame information for rev 10

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 progman32
2
3
   
4
   
5
   
6
      
7
         
8
            
9
            
10
            
11
            
12
            
13
            
14
         
15
      
16
   
17
   
18
   
19
      Quantum
20
      label
21
      
22
         clock
23
         clock
24
      
25
      
26
         reset
27
         reset
28
      
29
      
30
         gpio1[7:0]
31
         gpio1[7:0]
32
         HEXRADIX
33
      
34
   
35
   
36
      ControlUnit
37
      label
38
      
39
         BusDataIn[0:7]
40
         BusDataIn[0:7]
41
         HEXRADIX
42
      
43
      
44
         WritePC
45
         WritePC
46
      
47
      
48
         IncrementPC
49
         IncrementPC
50
      
51
      
52
         REGA[0:7]
53
         REGA[0:7]
54
         HEXRADIX
55
      
56
      
57
         REGB[0:7]
58
         REGB[0:7]
59
         HEXRADIX
60
      
61
      
62
         REGC[0:7]
63
         REGC[0:7]
64
         HEXRADIX
65
      
66
      
67
         REGX[0:7]
68
         REGX[0:7]
69
         HEXRADIX
70
      
71
      
72
         REGY[0:7]
73
         REGY[0:7]
74
         HEXRADIX
75
      
76
      
77
         REGZ[0:7]
78
         REGZ[0:7]
79
         HEXRADIX
80
      
81
      
82
         FetchTemporalReg1[0:7]
83
         FetchTemporalReg1[0:7]
84
         HEXRADIX
85
      
86
      
87
         FetchTemporalReg2[0:7]
88
         FetchTemporalReg2[0:7]
89
         HEXRADIX
90
      
91
      
92
         FetchTemporalReg3[0:7]
93
         FetchTemporalReg3[0:7]
94
         HEXRADIX
95
      
96
      
97
         FetchState[0:7]
98
         FetchState[0:7]
99
         HEXRADIX
100
      
101
      
102
         NumberOfBytesToRead[0:1]
103
         NumberOfBytesToRead[0:1]
104
      
105
      
106
         CounterOfBytesToRead[0:1]
107
         CounterOfBytesToRead[0:1]
108
      
109
      
110
         Opcode[0:7]
111
         Opcode[0:7]
112
         HEXRADIX
113
      
114
      
115
         InstExecuteState[0:7]
116
         InstExecuteState[0:7]
117
         HEXRADIX
118
      
119
      
120
         AluInputData[0:7]
121
         AluInputData[0:7]
122
      
123
      
124
         PCIsNotLocked
125
         PCIsNotLocked
126
      
127
      
128
         DecodeState[0:7]
129
         DecodeState[0:7]
130
         HEXRADIX
131
      
132
      
133
         DecodeIsBusy
134
         DecodeIsBusy
135
      
136
      
137
         RequestDecode
138
         RequestDecode
139
      
140
      
141
         ExecuteIsBusy
142
         ExecuteIsBusy
143
      
144
      
145
         ExecuteCode[0:15]
146
         ExecuteCode[0:15]
147
         HEXRADIX
148
      
149
      
150
         RequestExecute
151
         RequestExecute
152
      
153
      
154
         LockPC
155
         LockPC
156
      
157
      
158
         PCIsNotLocked
159
         PCIsNotLocked
160
      
161
      
162
         RequestUnlockPC
163
         RequestUnlockPC
164
      
165
      
166
         InstExecuteState[0:7]
167
         InstExecuteState[0:7]
168
         HEXRADIX
169
      
170
      
171
         AluInput1[0:7]
172
         AluInput1[0:7]
173
         HEXRADIX
174
      
175
      
176
         AluInput2[0:7]
177
         AluInput2[0:7]
178
         HEXRADIX
179
      
180
   
181
   
182
      PCUnit
183
      label
184
      
185
         TemporalPC[0:7]
186
         TemporalPC[0:7]
187
         HEXRADIX
188
      
189
      
190
         ProgramCounter[0:7]
191
         ProgramCounter[0:7]
192
         HEXRADIX
193
      
194
      
195
         DataWrite[0:7]
196
         DataWrite[0:7]
197
      
198
      
199
         WritePC
200
         WritePC
201
      
202
      
203
         IncrementPC
204
         IncrementPC
205
      
206
   
207
   
208
      RomUnit
209
      label
210
      
211
         address[7:0]
212
         address[7:0]
213
      
214
      
215
         datain[7:0]
216
         datain[7:0]
217
      
218
      
219
         dataout[7:0]
220
         dataout[7:0]
221
      
222
      
223
         writeenable
224
         writeenable
225
      
226
   
227
   
228
      ALU
229
      label
230
      
231
         AluInput2[0:7]
232
         AluInput2[0:7]
233
         HEXRADIX
234
      
235
      
236
         AluInput1[0:7]
237
         AluInput1[0:7]
238
         HEXRADIX
239
      
240
      
241
         AluInstruction[0:7]
242
         AluInstruction[0:7]
243
         HEXRADIX
244
      
245
      
246
         AluResult[0:15]
247
         AluResult[0:15]
248
         HEXRADIX
249
      
250
   
251

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.