URL
https://opencores.org/ocsvn/radiohdl/radiohdl/trunk
[/] [radiohdl/] [trunk/] [config/] [hdl_buildset_unb1.cfg] - Blame information for rev 5
Go to most recent revision |
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
4 |
danv |
# Uniboard 1 configuration
|
| 2 |
|
|
buildset_name = unb1
|
| 3 |
|
|
technology_names = ip_stratixiv
|
| 4 |
|
|
family_names = stratixiv
|
| 5 |
|
|
block_design_names = sopc
|
| 6 |
|
|
|
| 7 |
|
|
synth_tool_name = quartus
|
| 8 |
|
|
synth_tool_version = 11.1
|
| 9 |
|
|
sim_tool_name = modelsim
|
| 10 |
|
|
sim_tool_version = 6.6c
|
| 11 |
|
|
|
| 12 |
|
|
lib_root_dirs = ${RADIOHDL_WORK}/libraries ${RADIOHDL_WORK}/applications ${RADIOHDL_WORK}/boards
|
| 13 |
|
|
|
| 14 |
|
|
[quartus]
|
| 15 |
|
|
quartus_dir = ${ALTERA_DIR}/
|
| 16 |
|
|
|
| 17 |
|
|
[modelsim]
|
| 18 |
|
|
modelsim_dir = ${MENTOR_DIR}//modeltech
|
| 19 |
|
|
modelsim_platform = linux_x86_64
|
| 20 |
|
|
modelsim_search_libraries =
|
| 21 |
|
|
# stratixiv only
|
| 22 |
|
|
altera_ver lpm_ver sgate_ver altera_mf_ver altera_lnsim_ver stratixiv_ver stratixiv_hssi_ver stratixiv_pcie_hip_ver
|
| 23 |
|
|
altera lpm sgate altera_mf altera_lnsim stratixiv stratixiv_hssi stratixiv_pcie_hip
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.