URL
https://opencores.org/ocsvn/radiohdl/radiohdl/trunk
[/] [radiohdl/] [trunk/] [config/] [hdl_buildset_unb2c.cfg] - Blame information for rev 4
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
4 |
danv |
# Uniboard 2c configuration
|
2 |
|
|
buildset_name = unb2c
|
3 |
|
|
technology_names = ip_arria10_e1sg
|
4 |
|
|
family_names = arria10
|
5 |
|
|
block_design_names = qsys
|
6 |
|
|
|
7 |
|
|
synth_tool_name = quartus
|
8 |
|
|
synth_tool_version = 18.0
|
9 |
|
|
sim_tool_name = modelsim
|
10 |
|
|
sim_tool_version = 10.4
|
11 |
|
|
|
12 |
|
|
lib_root_dirs = ${RADIOHDL_WORK}/libraries ${RADIOHDL_WORK}/applications ${RADIOHDL_WORK}/boards
|
13 |
|
|
|
14 |
|
|
[quartus]
|
15 |
|
|
quartus_dir = ${ALTERA_DIR}/
|
16 |
|
|
|
17 |
|
|
[modelsim]
|
18 |
|
|
modelsim_dir = ${MENTOR_DIR}//questasim
|
19 |
|
|
modelsim_platform = linux_x86_64
|
20 |
|
|
modelsim_search_libraries =
|
21 |
|
|
# arria10 only
|
22 |
|
|
altera_ver lpm_ver sgate_ver altera_mf_ver altera_lnsim_ver twentynm_ver twentynm_hssi_ver twentynm_hip_ver
|
23 |
|
|
altera lpm sgate altera_mf altera_lnsim twentynm twentynm_hssi twentynm_hip
|
24 |
|
|
# both stratixiv and arria10
|
25 |
|
|
#altera_ver lpm_ver sgate_ver altera_mf_ver altera_lnsim_ver stratixiv_ver stratixiv_hssi_ver stratixiv_pcie_hip_ver twentynm_ver twentynm_hssi_ver twentynm_hip_ver
|
26 |
|
|
#altera lpm sgate altera_mf altera_lnsim stratixiv stratixiv_hssi stratixiv_pcie_hip twentynm twentynm_hssi twentynm_hip
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.