OpenCores
URL https://opencores.org/ocsvn/radiohdl/radiohdl/trunk

Subversion Repositories radiohdl

[/] [radiohdl/] [trunk/] [core/] [qsys_input.qsys] - Blame information for rev 4

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 4 danv
2
3
4 
   name="$${FILENAME}"
5 
   displayName="$${FILENAME}"
6 
   version="1.0"
7 
   description=""
8 
   tags=""
9 
   categories="System" />
10
11 
{
12 
   element $${FILENAME}
13 
   {
14 
   }
15 
   element jtag_uart_0.avalon_jtag_slave
16 
   {
17 
      datum baseAddress
18 
      {
19 
         value = "272";
20 
         type = "long";
21 
      }
22 
   }
23 
   element avs_eth_0
24 
   {
25 
      datum _sortIndex
26 
      {
27 
         value = "0";
28 
         type = "int";
29 
      }
30 
      datum sopceditor_expanded
31 
      {
32 
         value = "0";
33 
         type = "boolean";
34 
      }
35 
   }
36 
   element clk_input
37 
   {
38 
      datum _sortIndex
39 
      {
40 
         value = "6";
41 
         type = "int";
42 
      }
43 
      datum sopceditor_expanded
44 
      {
45 
         value = "0";
46 
         type = "boolean";
47 
      }
48 
   }
49 
   element cpu_0
50 
   {
51 
      datum _sortIndex
52 
      {
53 
         value = "1";
54 
         type = "int";
55 
      }
56 
      datum sopceditor_expanded
57 
      {
58 
         value = "0";
59 
         type = "boolean";
60 
      }
61 
   }
62 
   element cpu_0.jtag_debug_module
63 
   {
64 
      datum baseAddress
65 
      {
66 
         value = "14336";
67 
         type = "long";
68 
      }
69 
   }
70 
   element jtag_uart_0
71 
   {
72 
      datum _sortIndex
73 
      {
74 
         value = "3";
75 
         type = "int";
76 
      }
77 
      datum megawizard_uipreferences
78 
      {
79 
         value = "{}";
80 
         type = "String";
81 
      }
82 
      datum sopceditor_expanded
83 
      {
84 
         value = "0";
85 
         type = "boolean";
86 
      }
87 
   }
88 
   element avs_eth_0.mms_ram
89 
   {
90 
      datum baseAddress
91 
      {
92 
         value = "16384";
93 
         type = "long";
94 
      }
95 
   }
96 
   element avs_eth_0.mms_reg
97 
   {
98 
      datum baseAddress
99 
      {
100 
         value = "128";
101 
         type = "long";
102 
      }
103 
   }
104 
   element avs_eth_0.mms_tse
105 
   {
106 
      datum baseAddress
107 
      {
108 
         value = "8192";
109 
         type = "long";
110 
      }
111 
   }
112 
   element onchip_memory2_0
113 
   {
114 
      datum _sortIndex
115 
      {
116 
         value = "2";
117 
         type = "int";
118 
      }
119 
      datum megawizard_uipreferences
120 
      {
121 
         value = "{output_language=VHDL, output_directory=D:\\svnroot\\UniBoard_FP7\\UniBoard\\trunk\\Firmware\\designs\\unb_unb1_minimal\\build\\synth\\quartus}";
122 
         type = "String";
123 
      }
124 
      datum sopceditor_expanded
125 
      {
126 
         value = "0";
127 
         type = "boolean";
128 
      }
129 
   }
130 
   element pio_wdi
131 
   {
132 
      datum _sortIndex
133 
      {
134 
         value = "4";
135 
         type = "int";
136 
      }
137 
      datum megawizard_uipreferences
138 
      {
139 
         value = "{}";
140 
         type = "String";
141 
      }
142 
      datum sopceditor_expanded
143 
      {
144 
         value = "0";
145 
         type = "boolean";
146 
      }
147 
   }
148 
   element avs_eth_0.ram_write
149 
   {
150 
      datum _tags
151 
      {
152 
         value = "";
153 
         type = "String";
154 
      }
155 
   }
156 
   element onchip_memory2_0.s1
157 
   {
158 
      datum _lockedAddress
159 
      {
160 
         value = "1";
161 
         type = "boolean";
162 
      }
163 
      datum baseAddress
164 
      {
165 
         value = "131072";
166 
         type = "long";
167 
      }
168 
   }
169 
   element pio_wdi.s1
170 
   {
171 
      datum baseAddress
172 
      {
173 
         value = "256";
174 
         type = "long";
175 
      }
176 
   }
177 
   element timer_0.s1
178 
   {
179 
      datum baseAddress
180 
      {
181 
         value = "192";
182 
         type = "long";
183 
      }
184 
   }
185 
   element timer_0
186 
   {
187 
      datum _sortIndex
188 
      {
189 
         value = "5";
190 
         type = "int";
191 
      }
192 
      datum sopceditor_expanded
193 
      {
194 
         value = "0";
195 
         type = "boolean";
196 
      }
197 
   }
198 
}
199 
]]>
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217 
   name="pio_wdi_external_connection"
218 
   internal="pio_wdi.external_connection"
219 
   type="conduit"
220 
   dir="end">
221
222
223
224 
   name="eth1g_mm_rst"
225 
   internal="avs_eth_0.reset"
226 
   type="conduit"
227 
   dir="end" />
228
229
230 
   name="eth1g_tse_address"
231 
   internal="avs_eth_0.tse_address"
232 
   type="conduit"
233 
   dir="end" />
234
235 
   name="eth1g_tse_write"
236 
   internal="avs_eth_0.tse_write"
237 
   type="conduit"
238 
   dir="end" />
239
240 
   name="eth1g_tse_read"
241 
   internal="avs_eth_0.tse_read"
242 
   type="conduit"
243 
   dir="end" />
244
245 
   name="eth1g_tse_writedata"
246 
   internal="avs_eth_0.tse_writedata"
247 
   type="conduit"
248 
   dir="end" />
249
250 
   name="eth1g_tse_readdata"
251 
   internal="avs_eth_0.tse_readdata"
252 
   type="conduit"
253 
   dir="end" />
254
255 
   name="eth1g_tse_waitrequest"
256 
   internal="avs_eth_0.tse_waitrequest"
257 
   type="conduit"
258 
   dir="end" />
259
260 
   name="eth1g_reg_address"
261 
   internal="avs_eth_0.reg_address"
262 
   type="conduit"
263 
   dir="end" />
264
265 
   name="eth1g_reg_write"
266 
   internal="avs_eth_0.reg_write"
267 
   type="conduit"
268 
   dir="end" />
269
270 
   name="eth1g_reg_read"
271 
   internal="avs_eth_0.reg_read"
272 
   type="conduit"
273 
   dir="end" />
274
275 
   name="eth1g_reg_writedata"
276 
   internal="avs_eth_0.reg_writedata"
277 
   type="conduit"
278 
   dir="end" />
279
280 
   name="eth1g_reg_readdata"
281 
   internal="avs_eth_0.reg_readdata"
282 
   type="conduit"
283 
   dir="end" />
284
285 
   name="eth1g_ram_address"
286 
   internal="avs_eth_0.ram_address"
287 
   type="conduit"
288 
   dir="end" />
289
290 
   name="eth1g_ram_write"
291 
   internal="avs_eth_0.ram_write"
292 
   type="conduit"
293 
   dir="end" />
294
295 
   name="eth1g_ram_read"
296 
   internal="avs_eth_0.ram_read"
297 
   type="conduit"
298 
   dir="end" />
299
300 
   name="eth1g_ram_writedata"
301 
   internal="avs_eth_0.ram_writedata"
302 
   type="conduit"
303 
   dir="end" />
304
305 
   name="eth1g_ram_readdata"
306 
   internal="avs_eth_0.ram_readdata"
307 
   type="conduit"
308 
   dir="end" />
309
310
311
312 
   name="reset_in"
313 
   internal="clk_input.clk_in_reset"
314 
   type="reset"
315 
   dir="end" />
316
317 
   kind="altera_avalon_onchip_memory2"
318 
   version="11.1"
319 
   enabled="1"
320 
   name="onchip_memory2_0">
321
322 
  qsys_input_onchip_memory2_0
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342 
   kind="altera_avalon_jtag_uart"
343 
   version="11.1"
344 
   enabled="1"
345 
   name="jtag_uart_0">
346
347
348
349
350
351 
q]]>
352 
  INTERACTIVE_ASCII_OUTPUT
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383 
  SIMPLE_PERIODIC_INTERRUPT
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438 
  cpu_0.jtag_debug_module
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473 
  ]]>
474 
  ]]>
475
476
477
478
479 
  ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 1 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 1 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 1 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499 
   kind="avalon"
500 
   version="11.1"
501 
   start="cpu_0.instruction_master"
502 
   end="cpu_0.jtag_debug_module">
503
504
505
506
507 
   kind="avalon"
508 
   version="11.1"
509 
   start="cpu_0.data_master"
510 
   end="cpu_0.jtag_debug_module">
511
512
513
514
515 
   kind="avalon"
516 
   version="11.1"
517 
   start="cpu_0.instruction_master"
518 
   end="onchip_memory2_0.s1">
519
520
521
522
523 
   kind="avalon"
524 
   version="11.1"
525 
   start="cpu_0.data_master"
526 
   end="onchip_memory2_0.s1">
527
528
529
530
531 
   kind="avalon"
532 
   version="11.1"
533 
   start="cpu_0.data_master"
534 
   end="jtag_uart_0.avalon_jtag_slave">
535
536
537
538
539 
   kind="interrupt"
540 
   version="11.1"
541 
   start="cpu_0.d_irq"
542 
   end="jtag_uart_0.irq">
543
544
545
546 
   kind="avalon"
547 
   version="11.1"
548 
   start="cpu_0.data_master"
549 
   end="pio_wdi.s1">
550
551
552
553
554 
   kind="avalon"
555 
   version="11.1"
556 
   start="cpu_0.data_master"
557 
   end="timer_0.s1">
558
559
560
561
562
563
564
565 
   kind="reset"
566 
   version="11.1"
567 
   start="cpu_0.jtag_debug_module_reset"
568 
   end="onchip_memory2_0.reset1" />
569
570 
   kind="reset"
571 
   version="11.1"
572 
   start="cpu_0.jtag_debug_module_reset"
573 
   end="jtag_uart_0.reset" />
574
575 
   kind="reset"
576 
   version="11.1"
577 
   start="cpu_0.jtag_debug_module_reset"
578 
   end="pio_wdi.reset" />
579
580 
   kind="reset"
581 
   version="11.1"
582 
   start="cpu_0.jtag_debug_module_reset"
583 
   end="timer_0.reset" />
584
585 
   kind="reset"
586 
   version="11.1"
587 
   start="cpu_0.jtag_debug_module_reset"
588 
   end="cpu_0.reset_n" />
589
590 
   kind="avalon"
591 
   version="11.1"
592 
   start="cpu_0.data_master"
593 
   end="avs_eth_0.mms_tse">
594
595
596
597
598 
   kind="avalon"
599 
   version="11.1"
600 
   start="cpu_0.data_master"
601 
   end="avs_eth_0.mms_reg">
602
603
604
605
606 
   kind="avalon"
607 
   version="11.1"
608 
   start="cpu_0.data_master"
609 
   end="avs_eth_0.mms_ram">
610
611
612
613
614 
   kind="interrupt"
615 
   version="11.1"
616 
   start="cpu_0.d_irq"
617 
   end="avs_eth_0.interrupt">
618
619
620
621 
   kind="reset"
622 
   version="11.1"
623 
   start="cpu_0.jtag_debug_module_reset"
624 
   end="avs_eth_0.mm_reset" />
625
626 
   kind="reset"
627 
   version="11.1"
628 
   start="clk_input.clk_reset"
629 
   end="timer_0.reset" />
630
631 
   kind="reset"
632 
   version="11.1"
633 
   start="clk_input.clk_reset"
634 
   end="pio_wdi.reset" />
635
636 
   kind="reset"
637 
   version="11.1"
638 
   start="clk_input.clk_reset"
639 
   end="jtag_uart_0.reset" />
640
641 
   kind="reset"
642 
   version="11.1"
643 
   start="clk_input.clk_reset"
644 
   end="onchip_memory2_0.reset1" />
645
646 
   kind="reset"
647 
   version="11.1"
648 
   start="clk_input.clk_reset"
649 
   end="cpu_0.reset_n" />
650
651 
   kind="reset"
652 
   version="11.1"
653 
   start="clk_input.clk_reset"
654 
   end="avs_eth_0.mm_reset" />
655
656
657
658 
   kind="clock"
659 
   version="11.1"
660 
   start="clk_input.clk"
661 
   end="jtag_uart_0.clk" />
662
663 
   kind="clock"
664 
   version="11.1"
665 
   start="clk_input.clk"
666 
   end="onchip_memory2_0.clk1" />
667
668
669

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.