Subversion Repositories raytrac

library ieee;

use ieee.std_logic_1164.all;

use ieee.std_logic_arith.all;

use ieee.math_real.all;

library std;

use std.textio.all;

--! Memory Compiler Library

library altera_mf;

use altera_mf.all;

library lpm;

use lpm.all;

package arithpack is

        --! Estados para la maquina de estados.

        type macState is (LOAD_INSTRUCTION,FLUSH_ARITH_PIPELINE,EXECUTE_INSTRUCTION);

        --! Estados para el controlador de interrupciones.

        type iCtrlState is (WAITING_FOR_A_RFULL_EVENT,INHIBIT_RFULL_INT);

        --! Float data blocks

        constant floatwidth : integer := 32;

        --! Control de tamaños de memoria.

        constant widthadmemblock : integer := 9;

        --! Reducci&oacute de memoria por mitades

        constant memoryreduction : integer := 1;

        subtype xfloat32 is std_logic_vector(31 downto 0);

        type    v3f     is array(02 downto 0) of xfloat32;

        --! Constantes para definir 

        --!type vectorblock12 is array (11 downto 0) of std_logic_vector(floatwidth-1 downto 0);

        type    vectorblock12 is array (11 downto 0) of xfloat32;

        type    vectorblock08 is array (07 downto 0) of xfloat32;

        type    vectorblock06 is array (05 downto 0) of std_logic_vector(floatwidth-1 downto 0);

        type    vectorblock04 is array (03 downto 0) of std_logic_vector(floatwidth-1 downto 0);

        type    vectorblock03 is array (02 downto 0) of std_logic_vector(floatwidth-1 downto 0);

        type    vectorblock02 is array (01 downto 0) of std_logic_vector(floatwidth-1 downto 0);

        type    vectorblockadd02 is array (01 downto 0) of std_logic_vector(widthadmemblock-1-memoryreduction downto 0);

        --! Constante de reseteo

        constant rstMasterValue : std_logic :='0';

        --! Constantes periodicas.

        constant tclk   : time := 20 ns;

        constant tclk_2 : time := tclk/2;

        constant tclk_4 : time := tclk/4;

        component raytrac

        port (

                clk : in std_logic;

                rst : in std_logic;

                --! Señal de lectura de alguna de las colas de resultados.

                rd      : in std_logic;

                --! Señal de escritura en alguno de los bloques de memoria de operandos o en la cola de instrucciones.

                wr      : in std_logic;

                --! Direccion de escritura o lectura

                add : in std_logic_vector (12 downto 0);

                --! datos de entrada

                d       : in std_logic_vector (31 downto 0);

                --! Interrupciones

                int     : out std_logic;

                --! Salidas

                q : out std_logic_vector (31 downto 0)

        );

        end component;

        --! Componentes Aritméticos

        component fadd32

        port (

                clk : in std_logic;

                dpc : in std_logic;

                a32 : in xfloat32;

                b32 : in xfloat32;

                c32 : out xfloat32

        );

        end component;

        component fmul32

        port (

                clk : in std_logic;

                a32 : in xfloat32;

                b32 : in xfloat32;

                p32 : out xfloat32

        );

        end component;

        --! Contadores para la máquina de estados.

        component customCounter

        generic (

                EOBFLAG         : string ;

                ZEROFLAG        : string ;

                BACKWARDS       : string ;

                EQUALFLAG       : string ;

                subwidth        : integer;

                width           : integer

        );

        port (

                clk,rst,go,set  : in std_logic;

                setValue,cmpBlockValue          : in std_Logic_vector(width-1 downto subwidth);

                zero_flag,eob_flag,eq_flag      : out std_logic;

                count                   : out std_logic_vector(width-1 downto 0)

        );

        end component;

        --! LPM_MULTIPLIER

        component lpm_mult

        generic (

                lpm_hint                        : string;

                lpm_pipeline            : natural;

                lpm_representation      : string;

                lpm_type                        : string;

                lpm_widtha                      : natural;

                lpm_widthb                      : natural;

                lpm_widthp                      : natural

        );

        port (

                dataa   : in std_logic_vector ( lpm_widtha-1 downto 0 );

                datab   : in std_logic_vector ( lpm_widthb-1 downto 0 );

                result  : out std_logic_vector( lpm_widthp-1 downto 0 )

        );

        end component;

        --! LPM Memory Compiler.

        component scfifo

        generic (

                add_ram_output_register :string;

                almost_full_value               :natural;

                allow_rwcycle_when_full :string;

                intended_device_family  :string;

                lpm_hint                                :string;

                lpm_numwords                    :natural;

                lpm_showahead                   :string;

                lpm_type                                :string;

                lpm_width                               :natural;

                lpm_widthu                              :natural;

                overflow_checking               :string;

                underflow_checking              :string;

                use_eab                                 :string

        );

        port(

                rdreq           : in std_logic;

                aclr            : in std_logic;

                empty           : out std_logic;

                clock           : in std_logic;

                q                       : out std_logic_vector(lpm_width-1 downto 0);

                wrreq           : in std_logic;

                data            : in std_logic_vector(lpm_width-1 downto 0);

                almost_full : out std_logic;

                full            : out std_logic

        );

        end component;

        component altsyncram

        generic (

                address_aclr_b                  : string;

                address_reg_b                   : string;

                clock_enable_input_a    : string;

                clock_enable_input_b    : string;

                clock_enable_output_b   : string;

                intended_device_family  : string;

                lpm_type                                : string;

                numwords_a                              : natural;

                numwords_b                              : natural;

                operation_mode                  : string;

                outdata_aclr_b                  : string;

                outdata_reg_b                   : string;

                power_up_uninitialized  : string;

                ram_block_type                  : string;

                rdcontrol_reg_b                 : string;

                read_during_write_mode_mixed_ports      : string;

                widthad_a                               : natural;

                widthad_b                               : natural;

                width_a                                 : natural;

                width_b                                 : natural;

                width_byteena_a                 : natural

        );

        port (

                wren_a          : in std_logic;

                clock0          : in std_logic;

                address_a       : in std_logic_vector(widthadmemblock-1-memoryreduction downto 0);

                address_b       : in std_logic_vector(widthadmemblock-1-memoryreduction downto 0);

                rden_b          : in std_logic;

                q_b                     : out std_logic_vector(31 downto 0);

                data_a          : in std_logic_vector(31 downto 0)

        );

        end component;

        --! Maquina de Estados.

        component sm

        port (

                --! Señales normales de secuencia.

                clk,rst:                        in std_logic;

                --! Vector con las instrucción codficada

                instrQq:in std_logic_vector(31 downto 0);

                --! Señal de cola vacia.

                instrQ_empty:in std_logic;

                adda,addb:out std_logic_vector (8 downto 0);

                sync_chain_0,instrRdAckd:out std_logic;

                full_r:         in std_logic;   --! Indica que la cola de resultados no puede aceptar mas de 32 elementos.

                --! End Of Instruction Event

                eoi     : out std_logic;

                --! DataPath Control uca code.

                dpc_uca : out std_logic_vector (2 downto 0);

                state   : out macState

        );

        end component;

        --! Maquina de Interrupciones

        component im

        generic (

                num_events : integer ;

                cycles_to_wait : integer

        );

        port (

                clk,rst:                in std_logic;

                rfull_event:    in std_logic;   --! full results queue events

                eoi_event:              in std_logic;   --! end of instruction related events

                int:                    out std_logic;

                state:                  out iCtrlState

        );

        end component;

        --! Bloque de memorias

        component memblock

        port (

                clk,rst,dpfifo_rd,normfifo_rd,dpfifo_wr,normfifo_wr : in std_logic;

                instrfifo_rd : in std_logic;

                resultfifo_wr: in std_logic_vector(8-1 downto 0);

                instrfifo_empty: out std_logic; ext_rd,ext_wr: in std_logic;

                ext_wr_add : in std_logic_vector(4+widthadmemblock-1 downto 0);

                ext_rd_add : in std_logic_vector(3 downto 0);

                ext_d: in std_logic_vector(floatwidth-1 downto 0);

                int_d : in vectorblock08;

                status_register : in std_logic_vector(3 downto 0);

                resultfifo_full  : out std_logic_vector(3 downto 0);

                ext_q,instrfifo_q : out std_logic_vector(floatwidth-1 downto 0);

                int_q : out vectorblock12;

                int_rd_add : in std_logic_vector(2*widthadmemblock-1 downto 0);

                dpfifo_d : in std_logic_vector(floatwidth*2-1 downto 0);

                normfifo_d : in std_logic_vector(floatwidth*3-1 downto 0);

                dpfifo_q : out std_logic_vector(floatwidth*2-1 downto 0);

                normfifo_q : out std_logic_vector(floatwidth*3-1 downto 0)

        );

        end component;

        --! Bloque decodificacion DataPath Control.

        component dpc

        port (

                clk,rst                                 : in    std_logic;

                paraminput                              : in    vectorblock12;  --! Vectores A,B,C,D

                prd32blko                               : in    vectorblock06;  --! Salidas de los 6 multiplicadores.

                add32blko                               : in    vectorblock04;  --! Salidas de los 4 sumadores.

                sqr32blko,inv32blko             : in    std_logic_vector (floatwidth-1 downto 0);                --! Salidas de la raiz cuadradas y el inversor.

                fifo32x23_q                             : in    std_logic_vector (03*floatwidth-1 downto 0);             --! Salida de la cola intermedia.

                fifo32x09_q                             : in    std_logic_vector (02*floatwidth-1 downto 0);     --! Salida de las colas de producto punto. 

                unary,crossprod,addsub  : in    std_logic;                                                                      --! Bit con el identificador del bloque AB vs CD e identificador del sub bloque (A/B) o (C/D). 

                sync_chain_0                    : in    std_logic;                                                                      --! Señal de dato valido que se va por toda la cadena de sincronizacion.

                eoi_int                                 : in    std_logic;                                                                      --! Señal de interrupción de final de instrucci&ocaute;n.

                eoi_demuxed_int                 : out   std_logic_vector (3 downto 0);                           --! Señal de interrup&ocaute;n de final de instrucción pero esta vez va asociada a la instruccón UCA.

                sqr32blki,inv32blki             : out   std_logic_vector (floatwidth-1 downto 0);                --! Salidas de las 2 raices cuadradas y los 2 inversores.

                fifo32x26_d                             : out   std_logic_vector (03*floatwidth-1 downto 0);             --! Entrada a la cola intermedia para la normalización.

                fifo32x09_d                             : out   std_logic_vector (02*floatwidth-1 downto 0);             --! Entrada a las colas intermedias del producto punto.         

                prd32blki                               : out   vectorblock12;  --! Entrada de los 12 factores en el bloque de multiplicación respectivamente.

                add32blki                               : out   vectorblock08;  --! Entrada de los 8 sumandos del bloque de 4 sumadores.  

                resw                                    : out   std_logic_vector (4 downto 0);                           --! Salidas de escritura y lectura en las colas de resultados.

                fifo32x09_w                             : out   std_logic;

                fifo32x23_w,fifo32x09_r : out   std_logic;

                fifo32x23_r                             : out   std_logic;

                resf_vector                             : in    std_logic_vector(3 downto 0);                            --! Entradas de la señal de full de las colas de resultados. 

                resf_event                              : out   std_logic;                                                                      --! Salida decodificada que indica que la cola de resultados de la operación que está en curso.

                resultoutput                    : out   vectorblock08   --! 8 salidas de resultados, pues lo máximo que podrá calcularse por cada clock son 2 vectores.

        );

        end component;

        --! Bloque Aritmetico de Sumadores y Multiplicadores (madd)

        component arithblock

        port (

                clk     : in std_logic;

                rst : in std_logic;

                dpc : in std_logic;

                f       : in vectorblock12;

                a       : in vectorblock08;

                s       : out vectorblock04;

                p       : out vectorblock06

        );

        end component;

        --! Bloque de Raiz Cuadrada

        component sqrt32

        port (

                clk     : in std_logic;

                rd32: in xfloat32;

                sq32: out xfloat32

        );

        end component;

        --! Bloque de Inversores.

        component invr32

        port (

                clk             : in std_logic;

                dvd32   : in xfloat32;

                qout32  : out xfloat32

        );

        end component;

        type apCamera is record

                resx,resy : integer;

                width,height : real;

                dist : real;

        end record;

        --! Función que convierte un std_logic_vector en un numero entero

        function ap_slv2int(sl:std_logic_vector) return integer;

        --! Función que convierte un número flotante IEE754 single float, en un número std_logic_vector.

        function ap_fp2slv (f:real) return std_logic_vector;

        --! Función que convierte un número std_logic_vector en un ieee754 single float.

        function ap_slv2fp (sl:std_logic_vector) return real;

        --! Función que devuelve un vector en punto flotante IEEE754 a través de un   

        function ap_slv_calc_xyvec (x,y:integer; cam:apCamera) return v3f;

        --! Función que devuelve una cadena con el número flotante IEEE 754 ó a una cadena de cifras hexadecimales.

        procedure ap_slvf2string(l:inout line;sl:std_logic_vector);

        procedure ap_slv2hex (l:inout line;h:in std_logic_vector) ;

        --! Función que devuelve una cadena con el estado de macState.

        procedure ap_macState2string(l:inout line;s:in macState);

        --! Función que convierte un array de 2 std_logic_vectors que contienen un par de direcciones en string

        procedure ap_vnadd022string(l:inout line; va2:in vectorblockadd02);

        --! Función que devuelve una cadena de caracteres con el estado de la maquina de estados que controla las interrupciones

        procedure ap_iCtrlState2string(l:inout line;i:in iCtrlState) ;

        --! Función que devuelve una cadena con los componentes de un vector R3 en punto flotante IEEE754        

        procedure ap_v3f2string(l:inout line;v:in v3f);

        procedure ap_xfp032string(l:inout line;vb03:in vectorblock03);

        --! Función que formatea una instrucción

        function ap_format_instruction(i:string;ac_o,ac_f,bd_o,bd_f:std_logic_vector;comb:std_logic) return std_logic_vector;

        --! Función que devuelve una cadena de caracteres de un solo caracter con el valor de un bit std_logic

        procedure ap_sl2string(l:inout line;s:std_logic);

        --! Procedimiento para mostrar vectores en forma de arreglos de flotantes

        procedure ap_xfp122string(l:inout line;vb12:in vectorblock12);

        procedure ap_xfp082string(l:inout line;vb08:in vectorblock08);

        procedure ap_xfp062string(l:inout line;vb06:in vectorblock06);

        procedure ap_xfp042string(l:inout line;vb04:in vectorblock04);

        procedure ap_xfp022string(l:inout line;vb02:in vectorblock02);

end package;

package body arithpack is

        procedure ap_xfp022string(l:inout line; vb02:in vectorblock02) is

        begin

                for i in 01 downto 0 loop

                        write(l,string'(" ["&integer'image(i)&"]"));

                        write(l,string'(" "));

                        ap_slvf2string(l,vb02(i));

                end loop;

        end procedure;

        procedure ap_xfp122string(l:inout line; vb12:in vectorblock12) is

        begin

                for i in 11 downto 0 loop

                        write(l,string'(" ["&integer'image(i)&"]"));

                        write(l,string'(" "));

                        ap_slvf2string(l,vb12(i));

                end loop;

        end procedure;

        procedure ap_xfp082string(l:inout line; vb08:in vectorblock08) is

        begin

                for i in 07 downto 0 loop

                        write(l,string'(" ["&integer'image(i)&"]"));

                        write(l,string'(" "));

                        ap_slvf2string(l,vb08(i));

                end loop;

        end procedure;

        procedure ap_xfp062string(l:inout line; vb06:in vectorblock06) is

        begin

                for i in 05 downto 0 loop

                        write(l,string'(" ["&integer'image(i)&"]"));

                        write(l,string'(" "));

                        ap_slvf2string(l,vb06(i));

                end loop;

        end procedure;

        procedure ap_xfp042string(l:inout line; vb04:in vectorblock04) is

        begin

                for i in 03 downto 0 loop

                        write(l,string'(" ["&integer'image(i)&"]"));

                        write(l,string'(" "));

                        ap_slvf2string(l,vb04(i));

                end loop;

        end procedure;

        procedure ap_sl2string(l:inout line; s:in std_logic)is

                variable tmp:string(1 to 1);

        begin

                case s is

                        when '1' =>

                                tmp:="1";

                        when '0' =>

                                tmp:="0";

                        when 'U' =>

                                tmp:="U";

                        when 'X' =>

                                tmp:="X";

                        when 'Z' =>

                                tmp:="Z";

                        when 'W' =>

                                tmp:="W";

                        when 'L' =>

                                tmp:="L";

                        when 'H' =>

                                tmp:="H";

                        when others =>

                                tmp:="-"; -- Don't care

                end case;

                write(l,string'(" "));

                write(l,string'(tmp));

                write(l,string'(" "));

        end procedure;

        function ap_format_instruction(i:string;ac_o,ac_f,bd_o,bd_f:std_logic_vector;comb:std_logic) return std_logic_vector is

                alias aco : std_logic_vector (4 downto 0) is ac_o;

                alias acf : std_logic_vector (4 downto 0) is ac_f;

                alias bdo : std_logic_vector (4 downto 0) is bd_o;

                alias bdf : std_logic_vector (4 downto 0) is bd_f;

                variable ins : std_logic_vector (31 downto 0);

                alias it : string (1 to 3) is i;

        begin

                case it is

                        when "mag" =>

                                ins(31 downto 29) := "100";

                                ins(04 downto 00) := '1'&x"8";

                        when "nrm" =>

                                ins(31 downto 29) := "110";

                                ins(04 downto 00) := '1'&x"d";

                        when "add" =>

                                ins(31 downto 29) := "001";

                                ins(04 downto 00) := '0'&x"a";

                        when "sub" =>

                                ins(31 downto 29) := "011";

                                ins(04 downto 00) := '0'&x"a";

                        when "dot" =>

                                ins(31 downto 29) := "000";

                                ins(04 downto 00) := '1'&x"7";

                        when "crs" =>

                                ins(31 downto 29) := "010";

                                ins(04 downto 00) := '0'&x"e";

                        when others =>

                                ins(31 downto 29) := "111";

                                ins(04 downto 00) := '0'&x"5";

                end case;

                ins(28 downto 24) := aco;

                ins(23 downto 19) := acf;

                ins(18 downto 14) := bdo;

                ins(13 downto 09) := bdf;

                ins(08) := comb;

                ins(07 downto 05) := "000";

                return ins;

        end function;

        procedure ap_v3f2string(l:inout line;v:in v3f) is

        begin

                write(l,string'("[X]"));

                write(l,string'(" "));

                ap_slvf2string(l,v(2));

                write(l,string'("[Y]"));

                write(l,string'(" "));

                ap_slvf2string(l,v(1));

                write(l,string'("[Z]"));

                write(l,string'(" "));

                ap_slvf2string(l,v(0));

        end procedure;

        procedure ap_xfp032string(l:inout line;vb03:in vectorblock03) is

        begin

                write(l,string'("[X]"));

                write(l,string'(" "));

                ap_slvf2string(l,vb03(2));

                write(l,string'("[Y]"));

                write(l,string'(" "));

                ap_slvf2string(l,vb03(1));

                write(l,string'("[Z]"));

                write(l,string'(" "));

                ap_slvf2string(l,vb03(0));

        end procedure;

        procedure ap_iCtrlState2string(l:inout line;i:in iCtrlState) is

                variable tmp:string (1 to 9);

        begin

                write(l,string'("<< "));

                case i is

                        when WAITING_FOR_A_RFULL_EVENT =>

                                tmp:="WAIT_RF_EVNT";

                        when INHIBIT_RFULL_INT =>

                                tmp:="INHB_RF_INT";

                        when others =>

                                tmp:="ILGL__VAL";

                end case;

                write(l,string'(tmp));

                write(l,string'(" >>"));

        end procedure;

        procedure ap_vnadd022string(l:inout line;va2:in vectorblockadd02) is

        begin

                write(l,string'("<<[1] "));

                ap_slv2hex(l,va2(1));

                write(l,string'(" [0] "));

                ap_slv2hex(l,va2(0));

                write(l,string'(" >>"));

        end procedure;

        procedure ap_macState2string(l:inout line;s:in macState) is

                variable tmp:string (1 to 6);

        begin

                write(l,string'("<< "));

                case s is

                        when LOAD_INSTRUCTION =>

                                tmp:="LD_INS";

                        when FLUSH_ARITH_PIPELINE =>

                                tmp:="FL_ARP";

                        when EXECUTE_INSTRUCTION =>

                                tmp:="EX_INS";

                        when others =>

                                tmp:="HEL_ON";

                end case;

                write(l,string'(tmp));

                write(l,string'(" >>"));

        end procedure;

        constant hexchars : string (1 to 16) := "0123456789ABCDEF";

        procedure ap_slv2hex (l:inout line;h:in std_logic_vector) is