OpenCores
URL https://opencores.org/ocsvn/raytrac/raytrac/trunk

Subversion Repositories raytrac

[/] [raytrac/] [branches/] [fp/] [raytrac_hw.tcl] - Blame information for rev 178

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 178 jguarin200
# TCL File Generated by Component Editor 11.0
2
# Fri May 11 19:33:05 COT 2012
3
# DO NOT MODIFY
4
 
5
 
6
# +-----------------------------------
7
# | 
8
# | raytrac "raytrac" v1.0
9
# | null 2012.05.11.19:33:05
10
# | 
11
# | 
12
# | //IMACJULIAN/imac/Code/Indigo/fp/fp/raytrac.vhd
13
# | 
14
# |    ./raytrac.vhd syn
15
# |    ./arithpack.vhd syn
16
# |    ./meminvr.mif 
17
# |    ./memsqrt.mif 
18
# | 
19
# +-----------------------------------
20
 
21
# +-----------------------------------
22
# | request TCL package from ACDS 11.0
23
# | 
24
package require -exact sopc 11.0
25
# | 
26
# +-----------------------------------
27
 
28
# +-----------------------------------
29
# | module raytrac
30
# | 
31
set_module_property NAME raytrac
32
set_module_property VERSION 1.0
33
set_module_property INTERNAL false
34
set_module_property OPAQUE_ADDRESS_MAP true
35
set_module_property DISPLAY_NAME raytrac
36
set_module_property TOP_LEVEL_HDL_FILE raytrac.vhd
37
set_module_property TOP_LEVEL_HDL_MODULE raytrac
38
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
39
set_module_property EDITABLE true
40
set_module_property ANALYZE_HDL TRUE
41
set_module_property STATIC_TOP_LEVEL_MODULE_NAME ""
42
set_module_property FIX_110_VIP_PATH false
43
# | 
44
# +-----------------------------------
45
 
46
# +-----------------------------------
47
# | files
48
# | 
49
add_file raytrac.vhd SYNTHESIS
50
add_file arithpack.vhd SYNTHESIS
51
add_file meminvr.mif ""
52
add_file memsqrt.mif ""
53
# | 
54
# +-----------------------------------
55
 
56
# +-----------------------------------
57
# | parameters
58
# | 
59
# | 
60
# +-----------------------------------
61
 
62
# +-----------------------------------
63
# | display items
64
# | 
65
# | 
66
# +-----------------------------------
67
 
68
# +-----------------------------------
69
# | connection point clock
70
# | 
71
add_interface clock clock end
72
set_interface_property clock clockRate 0
73
 
74
set_interface_property clock ENABLED true
75
 
76
add_interface_port clock clk clk Input 1
77
# | 
78
# +-----------------------------------
79
 
80
# +-----------------------------------
81
# | connection point avalon_slave_0
82
# | 
83
add_interface avalon_slave_0 avalon end
84
set_interface_property avalon_slave_0 addressAlignment DYNAMIC
85
set_interface_property avalon_slave_0 addressUnits WORDS
86
set_interface_property avalon_slave_0 associatedClock clock
87
set_interface_property avalon_slave_0 burstOnBurstBoundariesOnly false
88
set_interface_property avalon_slave_0 explicitAddressSpan 0
89
set_interface_property avalon_slave_0 holdTime 0
90
set_interface_property avalon_slave_0 isMemoryDevice false
91
set_interface_property avalon_slave_0 isNonVolatileStorage false
92
set_interface_property avalon_slave_0 linewrapBursts false
93
set_interface_property avalon_slave_0 maximumPendingReadTransactions 0
94
set_interface_property avalon_slave_0 printableDevice false
95
set_interface_property avalon_slave_0 readLatency 0
96
set_interface_property avalon_slave_0 readWaitTime 1
97
set_interface_property avalon_slave_0 setupTime 0
98
set_interface_property avalon_slave_0 timingUnits Cycles
99
set_interface_property avalon_slave_0 writeWaitTime 0
100
 
101
set_interface_property avalon_slave_0 ENABLED true
102
 
103
add_interface_port avalon_slave_0 wr write Input 1
104
add_interface_port avalon_slave_0 q readdata Output 32
105
add_interface_port avalon_slave_0 rd read Input 1
106
add_interface_port avalon_slave_0 add address Input 13
107
add_interface_port avalon_slave_0 d writebyteenable_n Input 32
108
# | 
109
# +-----------------------------------
110
 
111
# +-----------------------------------
112
# | connection point avalon_slave
113
# | 
114
add_interface avalon_slave avalon end
115
set_interface_property avalon_slave addressAlignment DYNAMIC
116
set_interface_property avalon_slave addressUnits WORDS
117
set_interface_property avalon_slave associatedClock clock
118
set_interface_property avalon_slave burstOnBurstBoundariesOnly false
119
set_interface_property avalon_slave explicitAddressSpan 0
120
set_interface_property avalon_slave holdTime 0
121
set_interface_property avalon_slave isMemoryDevice false
122
set_interface_property avalon_slave isNonVolatileStorage false
123
set_interface_property avalon_slave linewrapBursts false
124
set_interface_property avalon_slave maximumPendingReadTransactions 0
125
set_interface_property avalon_slave printableDevice false
126
set_interface_property avalon_slave readLatency 0
127
set_interface_property avalon_slave readWaitTime 1
128
set_interface_property avalon_slave setupTime 0
129
set_interface_property avalon_slave timingUnits Cycles
130
set_interface_property avalon_slave writeWaitTime 0
131
 
132
set_interface_property avalon_slave ENABLED true
133
# | 
134
# +-----------------------------------
135
 
136
# +-----------------------------------
137
# | connection point reset_sink
138
# | 
139
add_interface reset_sink reset end
140
set_interface_property reset_sink associatedClock clock
141
set_interface_property reset_sink synchronousEdges DEASSERT
142
 
143
set_interface_property reset_sink ENABLED true
144
 
145
add_interface_port reset_sink rst reset Input 1
146
# | 
147
# +-----------------------------------
148
 
149
# +-----------------------------------
150
# | connection point interrupt_sender
151
# | 
152
add_interface interrupt_sender interrupt end
153
set_interface_property interrupt_sender associatedAddressablePoint ""
154
set_interface_property interrupt_sender associatedClock clock
155
 
156
set_interface_property interrupt_sender ENABLED true
157
 
158
add_interface_port interrupt_sender int irq Output 8
159
# | 
160
# +-----------------------------------

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.