1 |
23 |
jguarin200 |
--! @file arithpack.vhd
|
2 |
|
|
--! @author Juli‡n AndrŽs Guar’n Reyes
|
3 |
|
|
--! @brief Este package contiene la descripc’on de los parametros y los puertos de las entidades: uf, opcoder, multiplicador, sumador, cla_logic_block y rca_logic_block.
|
4 |
16 |
jguarin200 |
-- RAYTRAC
|
5 |
|
|
-- Author Julian Andres Guarin
|
6 |
|
|
-- arithpack.vhd
|
7 |
|
|
-- This file is part of raytrac.
|
8 |
|
|
--
|
9 |
|
|
-- raytrac is free software: you can redistribute it and/or modify
|
10 |
|
|
-- it under the terms of the GNU General Public License as published by
|
11 |
|
|
-- the Free Software Foundation, either version 3 of the License, or
|
12 |
|
|
-- (at your option) any later version.
|
13 |
|
|
--
|
14 |
|
|
-- raytrac is distributed in the hope that it will be useful,
|
15 |
|
|
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
|
16 |
|
|
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
17 |
|
|
-- GNU General Public License for more details.
|
18 |
|
|
--
|
19 |
|
|
-- You should have received a copy of the GNU General Public License
|
20 |
|
|
-- along with raytrac. If not, see <http://www.gnu.org/licenses/>.library ieee;
|
21 |
|
|
|
22 |
|
|
|
23 |
23 |
jguarin200 |
--! Biblioteca de definicion de senales y tipos estandares, comportamiento de operadores aritmeticos y logicos.
|
24 |
22 |
jguarin200 |
library ieee;
|
25 |
23 |
jguarin200 |
--! Paquete de definicion estandard de logica.
|
26 |
2 |
jguarin200 |
use ieee.std_logic_1164.all;
|
27 |
|
|
|
28 |
8 |
jguarin200 |
|
29 |
|
|
|
30 |
23 |
jguarin200 |
--! Package con las definiciones de constantes y entidades, que conformar’an el Rt Engine.
|
31 |
8 |
jguarin200 |
|
32 |
23 |
jguarin200 |
--! En general el package cuenta con entidades para instanciar, multiplicadores, sumadores/restadores y un decodificador de operaciones.
|
33 |
2 |
jguarin200 |
package arithpack is
|
34 |
10 |
jguarin200 |
|
35 |
23 |
jguarin200 |
--! Constante con el nivel l—gico de reset.
|
36 |
15 |
jguarin200 |
constant rstMasterValue : std_logic := '1';
|
37 |
8 |
jguarin200 |
|
38 |
23 |
jguarin200 |
--! Entidad uf: sus siglas significan undidad funcional. La unidad funcional se encarga de realizar las diferentes operaciones vectoriales (producto cruz — producto punto).
|
39 |
8 |
jguarin200 |
component uf
|
40 |
|
|
port (
|
41 |
|
|
opcode : in std_logic;
|
42 |
12 |
jguarin200 |
m0f0,m0f1,m1f0,m1f1,m2f0,m2f1,m3f0,m3f1,m4f0,m4f1,m5f0,m5f1 : in std_logic_vector(17 downto 0);
|
43 |
13 |
jguarin200 |
cpx,cpy,cpz,dp0,dp1 : out std_logic_vector(31 downto 0);
|
44 |
8 |
jguarin200 |
clk,rst : in std_logic
|
45 |
|
|
);
|
46 |
|
|
end component;
|
47 |
|
|
|
48 |
23 |
jguarin200 |
--! Entidad opcoder: opcoder decodifica la operaci—n que se va a realizar. Para tal fin coloca en la entrada de uf (unidad funcional), cuales van a ser los operandos de los multiplicadores con los que uf cuenta y adem‡s escribe en el selector de operaci—n de uf, el tipo de operaci—n a realizar.
|
49 |
8 |
jguarin200 |
component opcoder
|
50 |
|
|
port (
|
51 |
|
|
Ax,Bx,Cx,Dx,Ay,By,Cy,Dy,Az,Bz,Cz,Dz : in std_logic_vector (17 downto 0);
|
52 |
14 |
jguarin200 |
m0f0,m0f1,m1f0,m1f1,m2f0,m2f1,m3f0,m3f1,m4f0,m4f1,m5f0,m5f1 : out std_logic_vector (17 downto 0);
|
53 |
8 |
jguarin200 |
opcode,addcode : in std_logic
|
54 |
|
|
);
|
55 |
|
|
end component;
|
56 |
24 |
jguarin200 |
|
57 |
|
|
--! Multiplexor estructural.
|
58 |
|
|
entity fastmux is
|
59 |
|
|
generic (
|
60 |
|
|
width : integer := 18
|
61 |
|
|
)
|
62 |
|
|
port (
|
63 |
|
|
a,b:in std_logic_vector(w-1 downto 0);
|
64 |
|
|
s:in std_logic;
|
65 |
|
|
c: out std_logic_vector(w-1 downto 0)
|
66 |
|
|
)
|
67 |
|
|
end entity;
|
68 |
23 |
jguarin200 |
--! Esta entidad corresponde al multiplicador que se instanciar’a dentro de la unidad funcional. El multiplicador registra los operandos a la entrada y el respectivo producto de la multiplicaci—n a la salida.
|
69 |
2 |
jguarin200 |
component r_a18_b18_smul_c32_r
|
70 |
|
|
port (
|
71 |
|
|
aclr,clock:in std_logic;
|
72 |
|
|
dataa,datab:in std_logic_vector (17 downto 0);
|
73 |
|
|
result: out std_logic_vector(31 downto 0)
|
74 |
|
|
);
|
75 |
|
|
end component;
|
76 |
23 |
jguarin200 |
|
77 |
|
|
--! cla_logic_block corresponde a un bloque de l—gica Carry look Ahead. Se instancia y utiliza dentro de un sumador cualquiera, pues sirve para calcular los carry out de la operaci—n.
|
78 |
2 |
jguarin200 |
component cla_logic_block
|
79 |
|
|
generic ( w: integer:=4);
|
80 |
|
|
port (
|
81 |
|
|
p,g:in std_logic_vector(w-1 downto 0);
|
82 |
|
|
cin:in std_logic;
|
83 |
|
|
c:out std_logic_vector(w downto 1)
|
84 |
|
|
);
|
85 |
|
|
end component;
|
86 |
23 |
jguarin200 |
|
87 |
|
|
--! rca_logic_block corresponde a un bloque de l—gica Ripple Carry Adder. Se instancia y utiliza dentro de un sumador cualquiera, pues sirve para calcular los carry out de la operaci—n.
|
88 |
2 |
jguarin200 |
component rca_logic_block
|
89 |
|
|
generic ( w : integer := 4);
|
90 |
|
|
port (
|
91 |
|
|
p,g: in std_logic_vector(w-1 downto 0);
|
92 |
|
|
cin: in std_logic;
|
93 |
|
|
c: out std_logic_vector(w downto 1)
|
94 |
|
|
);
|
95 |
|
|
end component;
|
96 |
23 |
jguarin200 |
|
97 |
|
|
--! Entidad sumador. Esta entidad tiene un proposito bien claro: sumar. Es altamente parametrizable. Hay 3 cosas que se pueden parametrizar: el ancho del sumador, el tipo de circuito que queremos realice la suma y si el sumador estar‡ en capacidad de realizar mediante un selector restas.
|
98 |
2 |
jguarin200 |
component adder
|
99 |
|
|
generic (
|
100 |
14 |
jguarin200 |
w : integer := 4;
|
101 |
|
|
carry_logic : string := "CLA";
|
102 |
|
|
substractor_selector : string := "YES"
|
103 |
2 |
jguarin200 |
);
|
104 |
|
|
port (
|
105 |
|
|
a,b : in std_logic_vector (w-1 downto 0);
|
106 |
|
|
s,ci : in std_logic;
|
107 |
|
|
result : out std_logic_vector (w-1 downto 0);
|
108 |
|
|
cout : out std_logic
|
109 |
|
|
);
|
110 |
|
|
end component;
|
111 |
|
|
|
112 |
|
|
end package;
|