OpenCores
URL https://opencores.org/ocsvn/rf6809/rf6809/trunk

Subversion Repositories rf6809

[/] [rf6809/] [trunk/] [software/] [boot/] [io_equates.asm] - Blame information for rev 21

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 15 robfinch
; ============================================================================
2
;        __
3
;   \\__/ o\    (C) S2022  Robert Finch, Waterloo
4
;    \  __ /    All rights reserved.
5
;     \/_//     robfinch@opencores.org
6
;       ||
7
;
8
;
9
; BSD 3-Clause License
10
; Redistribution and use in source and binary forms, with or without
11
; modification, are permitted provided that the following conditions are met:
12
;
13
; 1. Redistributions of source code must retain the above copyright notice, this
14
;    list of conditions and the following disclaimer.
15
;
16
; 2. Redistributions in binary form must reproduce the above copyright notice,
17
;    this list of conditions and the following disclaimer in the documentation
18
;    and/or other materials provided with the distribution.
19
;
20
; 3. Neither the name of the copyright holder nor the names of its
21
;    contributors may be used to endorse or promote products derived from
22
;    this software without specific prior written permission.
23
;
24
; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
25
; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
26
; IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
27
; DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
28
; FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
29
; DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
30
; SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
31
; CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
32
; OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
33
; OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
34
;
35
; ============================================================================
36
 
37
COREID  EQU             $FFFFFFFE0
38
MSCOUNT EQU             $FFFFFFFE4
39
LEDS            EQU             $FFFE60001
40
VIA                     EQU             $FFFE60000
41
VIA_PA          EQU             1
42
VIA_DDRA        EQU             3
43
VIA_ACR                 EQU             11
44
VIA_IFR                 EQU             13
45
VIA_IER                 EQU             14
46
VIA_T3LL                EQU             18
47
VIA_T3LH                EQU             19
48
VIA_T3CMPL      EQU             20
49
VIA_T3CMPH      EQU             21
50
TEXTSCR         EQU             $FFFE00000
51
TEXTREG         EQU             $FFFE07F00
52
TEXT_COLS       EQU             0
53
TEXT_ROWS       EQU             1
54
TEXT_CURPOS     EQU             34
55
COLS            EQU             64
56
ROWS            EQU             32
57
ACIA            EQU             $FFFE30100
58
ACIA_TX         EQU             0
59
ACIA_RX         EQU             0
60
ACIA_STAT       EQU             1
61
ACIA_CMD        EQU             2
62
ACIA_CTRL       EQU             3
63 21 robfinch
ACIA_IRQS       EQU             4
64 15 robfinch
ACIA_CTRL2      EQU             11
65
RTC                             EQU             $FFFE30500      ; I2C
66
RTCBuf          EQU             $7FC0
67
PRNG            EQU             $FFFE30600
68
KEYBD           EQU             $FFFE30400
69
KEYBDCLR        EQU             $FFFE30402
70
PIC                     EQU             $FFFE3F000
71
SPRITE_CTRL             EQU             $FFFE10000
72
SPRITE_EN                       EQU             $3C0
73
 
74
OUTSEMA EQU     $EF0000
75
SEMAABS EQU     $1000
76
OSSEMA  EQU     $EF0010

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.