OpenCores
URL https://opencores.org/ocsvn/risc5x/risc5x/trunk

Subversion Repositories risc5x

[/] [risc5x/] [trunk/] [risc5x_xil.ucf] - Blame information for rev 3

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 mikej
#--
2
#-- Risc5x
3
#-- www.OpenCores.Org - November 2001
4
#--
5
#--
6
#-- This library is free software; you can distribute it and/or modify it
7
#-- under the terms of the GNU Lesser General Public License as published
8
#-- by the Free Software Foundation; either version 2.1 of the License, or
9
#-- (at your option) any later version.
10
#--
11
#-- This library is distributed in the hope that it will be useful, but
12
#-- WITHOUT ANY WARRANTY; without even the implied warranty of
13
#-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
14
#-- See the GNU Lesser General Public License for more details.
15
#--
16
#-- A RISC CPU core.
17
#--
18
#-- (c) Mike Johnson 2001. All Rights Reserved.
19
#-- mikej@opencores.org for support or any other issues.
20
#--
21
#-- Revision list
22
#--
23
#-- version 1.0 initial opencores release
24
#--
25
 
26
CONFIG PART = XCV300E-FG456-8 ;
27
 
28
 
29
NET CLK          TNM_NET = clk_cpu;
30
TIMESPEC TS1 =PERIOD:clk_cpu : 25 ns;
31
 
32
TIMESPEC TS11=FROM:PADS:TO:FFS : 8ns;
33
TIMESPEC TS12=FROM:FFS:TO:PADS : 8ns;
34
 
35
AREA_GROUP RISC_GRP RANGE = CLB_R20C1:CLB_R32C10 ;
36
INST U0 AREA_GROUP = RISC_GRP ;
37
 
38
INST U0/PC_MUX2_ADD_REG RLOC_ORIGIN=R27C1;
39
INST U0/PC_LOAD_MUX     RLOC_ORIGIN=R22C1;
40
INST U0/FILEADDR_MUX    RLOC_ORIGIN=R26C2;
41
INST U0/U_REGS          RLOC_ORIGIN=R25C2;
42
INST U0/SBUS_MUXA       RLOC_ORIGIN=R25C6;
43
INST U0/SBUS_MUXB       RLOC_ORIGIN=R25C7;
44
 
45
INST U0/ALUA_MUX        RLOC_ORIGIN=R25C8;
46
INST U0/ALUB_MUX        RLOC_ORIGIN=R25C8;
47
 
48
INST U0/U_ALU/U_ADD_SUB RLOC_ORIGIN=R25C9;
49
INST U0/U_ALU/U_ALUBIT  RLOC_ORIGIN=R29C9;
50
INST U0/U_ALU/U_MUX4    RLOC_ORIGIN=R24C9;
51
 
52
 
53
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.