OpenCores
URL https://opencores.org/ocsvn/riscv_vhdl/riscv_vhdl/trunk

Subversion Repositories riscv_vhdl

[/] [riscv_vhdl/] [trunk/] [debugger/] [src/] [common/] [coreservices/] [iclock.h] - Blame information for rev 4

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 4 sergeykhbr
/*
2
 *  Copyright 2018 Sergey Khabarov, sergeykhbr@gmail.com
3
 *
4
 *  Licensed under the Apache License, Version 2.0 (the "License");
5
 *  you may not use this file except in compliance with the License.
6
 *  You may obtain a copy of the License at
7
 *
8
 *      http://www.apache.org/licenses/LICENSE-2.0
9
 *
10
 *  Unless required by applicable law or agreed to in writing, software
11
 *  distributed under the License is distributed on an "AS IS" BASIS,
12
 *  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
13
 *  See the License for the specific language governing permissions and
14
 *  limitations under the License.
15
 */
16
 
17
#ifndef __DEBUGGER_COMMON_CORESERVICES_ICLOCK_H__
18
#define __DEBUGGER_COMMON_CORESERVICES_ICLOCK_H__
19
 
20
#include <inttypes.h>
21
#include <iface.h>
22
#include <attribute.h>
23
#include "iclklistener.h"
24
 
25
namespace debugger {
26
 
27
static const char *const IFACE_CLOCK = "IClock";
28
 
29
class IClock : public IFace {
30
 public:
31
    IClock() : IFace(IFACE_CLOCK) {}
32
 
33
    virtual uint64_t getStepCounter() = 0;
34
 
35
    /** Executed instruction counter.
36
     *
37
     * One executed instruction = 1 step for functional simulation.
38
     * And it can be more than 1 for precise SystemC model if enabled
39
     * GENERATE_CORE_TRACE.
40
     */
41
    virtual void registerStepCallback(IClockListener *cb, uint64_t t) = 0;
42
 
43
    virtual double getFreqHz() = 0;
44
};
45
 
46
}  // namespace debugger
47
 
48
#endif  // __DEBUGGER_COMMON_CORESERVICES_ICLOCK_H__

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.