OpenCores
URL https://opencores.org/ocsvn/riscv_vhdl/riscv_vhdl/trunk

Subversion Repositories riscv_vhdl

[/] [riscv_vhdl/] [trunk/] [debugger/] [targets/] [sysc_river_gui.json] - Blame information for rev 2

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 sergeykhbr
{
2
  'GlobalSettings':{
3
    'SimEnable':true,
4
    'GUI':true,
5
    'ScriptFile':'',
6
    'Description':'This configuration creates SystemC instance of CPU RIVER instead functional model'
7
  },
8
  'Services':[
9
    {'Class':'GuiPluginClass','Instances':[
10
                {'Name':'gui0','Attr':[
11
                ['LogLevel',4],
12
                ['WidgetsConfig',{
13
                  'Serial':'port1',
14
                  'AutoComplete':'autocmd0',
15
                  'SocInfo':'info0',
16
                  'PollingMs':250
17
                }],
18
                ['SocInfo','info0'],
19
                ['CommandExecutor','cmdexec0']
20
                ]}]},
21
    {'Class':'EdclServiceClass','Instances':[
22
          {'Name':'edcltap','Attr':[
23
                ['LogLevel',1],
24
                ['Transport','udpedcl'],
25
                ['seq_cnt',0]]}]},
26
    {'Class':'UdpServiceClass','Instances':[
27
          {'Name':'udpboard','Attr':[
28
                ['LogLevel',1],
29
                ['Timeout',0x190]]},
30
          {'Name':'udpedcl','Attr':[
31
                ['LogLevel',1],
32
                ['Timeout',0x3e8],
33
                ['HostIP','192.168.0.53'],
34
                ['BoardIP','192.168.0.51']]}]},
35
    {'Class':'ComPortServiceClass','Instances':[
36
          {'Name':'port1','Attr':[
37
                ['LogLevel',2],
38
                ['Enable',true],
39
                ['UartSim','uart0'],
40
                ['ComPortName','COM3'],
41
                ['ComPortSpeed',115200]]}]},
42
    {'Class':'ElfReaderServiceClass','Instances':[
43
          {'Name':'loader0','Attr':[
44
                ['LogLevel',4]]}]},
45
    {'Class':'ConsoleServiceClass','Instances':[
46
          {'Name':'console0','Attr':[
47
                ['LogLevel',4],
48
                ['Enable',true],
49
                ['StepQueue','core0'],
50
                ['AutoComplete','autocmd0'],
51
                ['CommandExecutor','cmdexec0'],
52
                ['DefaultLogFile','default.log'],
53
                ['Signals','gpio0'],
54
                ['InputPort','port1']]}]},
55
    {'Class':'AutoCompleterClass','Instances':[
56
          {'Name':'autocmd0','Attr':[
57
                ['LogLevel',4],
58
                ['SocInfo','info0']
59
                ['HistorySize',64],
60
                ['History',[
61
                     'csr MCPUID',
62
                     'csr MTIME',
63
                     'read 0xfffff004 128',
64
                     'loadelf helloworld'
65
                     ]]
66
                ]}]},
67
    {'Class':'CmdExecutorClass','Instances':[
68
          {'Name':'cmdexec0','Attr':[
69
                ['LogLevel',4],
70
                ['Tap','edcltap'],
71
                ['SocInfo','info0']
72
                ]}]},
73
    {'Class':'SocInfoClass','Instances':[
74
          {'Name':'info0','Attr':[
75
                ['LogLevel',4],
76
                ['PnpBaseAddress',0xFFFFF000],
77
                ['GpioBaseAddress',0x80000000],
78
                ['DsuBaseAddress',0x80080000],
79
                ['ListRegs',[['zero',8,0],['ra',8,1],['sp',8,2],['gp',8,3],
80
                            ['tp',8,4],['t0',8,5],['t1',8,6],['t2',8,7],
81
                            ['s0',8,8],['s1',8,9],['a0',8,10],['a1',8,11],
82
                            ['a2',8,12],['a3',8,13],['a4',8,14],['a5',8,15],
83
                            ['a6',8,16],['a7',8,17],['s2',8,18],['s3',8,19],
84
                            ['s4',8,20],['s5',8,21],['s6',8,22],['s7',8,23],
85
                            ['s8',8,24],['s9',8,25],['s10',8,26],['s11',8,27],
86
                            ['t3',8,28],['t4',8,29],['t5',8,30],['t6',8,31],
87
                            ['pc',8,32,'Instruction Pointer'],
88
                            ['npc',8,33,'Next IP']]],
89
                ['ListCSR',[
90
                    ['MISA',8,0xf10,'Architecture and supported set of instructions'],
91
                    ['MVENDORID',8,0xf11,'Vecndor ID'],
92
                    ['MARCHID',8,0xf12,'Architecture ID'],
93
                    ['MIMPLEMENTATIONID',8,0xf13,'Implementation ID'],
94
                    ['MHARTID',8,0xf14,'Thread ID'],
95
                    ['MTIME',8,0x701,'Machine wall-clock time.'],
96
                    ['MSTATUS',8,0x300,'Machine mode status register.'],
97
                    ['MIE',8,0x304,'Machine interrupt enable register.'],
98
                    ['MTVEC',8,0x305,'Machine mode trap vector register.'],
99
                    ['MSCRATCH',8,0x340,'Machine mode scratch register.'],
100
                    ['MEPC',8,0x341,'Machine exception program counter'],
101
                    ['MCAUSE',8,0x342,'Machine cause trap register'],
102
                    ['MBADADDR',8,0x343,'Machine mode bad address register'],
103
                    ['MIP',8,0x344,'Machine mode interrupt pending bits register']
104
                    ]]]}]},
105
    {'Class':'SimplePluginClass','Instances':[
106
          {'Name':'example0','Attr':[
107
                ['LogLevel',4],
108
                ['attr1','This is test attr value']]}]},
109
    {'Class':'SourceServiceClass','Instances':[
110
          {'Name':'src0','Attr':[
111
                ['LogLevel',4]]}]},
112
    {'Class':'GrethClass','Instances':[
113
          {'Name':'greth0','Attr':[
114
                ['LogLevel',1],
115
                ['BaseAddress',0x80040000],
116
                ['Length',0x40000],
117
                ['IrqLine',2],
118
                ['IrqControl','irqctrl0'],
119
                ['IP',0x55667788],
120
                ['MAC',0xfeedface00],
121
                ['Bus','axi0'],
122
                ['Transport','udpboard']
123
                ]}]},
124
    {'Class':'CpuRiscV_RTLClass','Instances':[
125
          {'Name':'core0','Attr':[
126
                ['LogLevel',4],
127
                ['Bus','axi0'],
128
                ['GenerateRef',false,'Generate Registers/Memory access trace file to compare it with functional model'],
129
                ['InVcdFile','','Non empty string enables generation of stimulus VCD file'],
130
                ['OutVcdFile','','Non empty string enables VCD file with reference signals'],
131
                ['FreqHz',60000000]
132
                ]}]},
133
    {'Class':'MemorySimClass','Instances':[
134
          {'Name':'bootrom0','Attr':[
135
                ['LogLevel',1],
136
                ['InitFile','../../../rocket_soc/fw_images/bootimage.hex'],
137
                ['ReadOnly',true],
138
                ['BaseAddress',0x0],
139
                ['Length',8192]
140
                ]}]},
141
    {'Class':'MemorySimClass','Instances':[
142
          {'Name':'fwimage0','Attr':[
143
                ['LogLevel',1],
144
                ['InitFile','../../../rocket_soc/fw_images/fwimage.hex'],
145
                ['ReadOnly',true],
146
                ['BaseAddress',0x00100000],
147
                ['Length',0x40000]
148
                ]}]},
149
    {'Class':'MemorySimClass','Instances':[
150
          {'Name':'sram0','Attr':[
151
                ['LogLevel',1],
152
                ['InitFile','../../../rocket_soc/fw_images/fwimage.hex'],
153
                ['ReadOnly',false],
154
                ['BaseAddress',0x10000000],
155
                ['Length',0x80000]
156
                ]}]},
157
    {'Class':'GPIOClass','Instances':[
158
          {'Name':'gpio0','Attr':[
159
                ['LogLevel',3],
160
                ['BaseAddress',0x80000000],
161
                ['Length',4096],
162
                ['DIP',0x1]
163
                ]}]},
164
    {'Class':'UARTClass','Instances':[
165
          {'Name':'uart0','Attr':[
166
                ['LogLevel',1],
167
                ['BaseAddress',0x80001000],
168
                ['Length',4096],
169
                ['IrqLine',1],
170
                ['IrqControl','irqctrl0']
171
                ]}]},
172
    {'Class':'IrqControllerClass','Instances':[
173
          {'Name':'irqctrl0','Attr':[
174
                ['LogLevel',1],
175
                ['BaseAddress',0x80002000],
176
                ['Length',4096],
177
                ['CPU','core0'],
178
                ['IrqTotal',4],
179
                ['CSR_MIPI',0x783]
180
                ]}]},
181
    {'Class':'DSUClass','Instances':[
182
          {'Name':'dsu0','Attr':[
183
                ['LogLevel',1],
184
                ['BaseAddress',0x80080000],
185
                ['Length',0x20000],
186
                ['CPU','core0'],
187
                ['Bus','axi0']
188
                ]}]},
189
    {'Class':'GNSSStubClass','Instances':[
190
          {'Name':'gnss0','Attr':[
191
                ['LogLevel',1],
192
                ['BaseAddress',0x80003000],
193
                ['Length',4096],
194
                ['IrqLine',5],
195
                ['IrqControl','irqctrl0'],
196
                ['ClkSource','core0']
197
                ]}]},
198
    {'Class':'RfControllerClass','Instances':[
199
          {'Name':'rfctrl0','Attr':[
200
                ['LogLevel',1],
201
                ['BaseAddress',0x80004000],
202
                ['Length',4096]
203
                ]}]},
204
    {'Class':'GPTimersClass','Instances':[
205
          {'Name':'gptmr0','Attr':[
206
                ['LogLevel',1],
207
                ['BaseAddress',0x80005000],
208
                ['Length',4096],
209
                ['IrqLine',3],
210
                ['IrqControl','irqctrl0'],
211
                ['ClkSource','core0']
212
                ]}]},
213
    {'Class':'FseV2Class','Instances':[
214
          {'Name':'fsegps0','Attr':[
215
                ['LogLevel',1],
216
                ['BaseAddress',0x80008000],
217
                ['Length',4096]
218
                ]}]},
219
    {'Class':'PNPClass','Instances':[
220
          {'Name':'pnp0','Attr':[
221
                ['LogLevel',4],
222
                ['BaseAddress',0xfffff000],
223
                ['Length',4096],
224
                ['Tech',0],
225
                ['AdcDetector',0xff]
226
                ]}]},
227
    {'Class':'BusClass','Instances':[
228
          {'Name':'axi0','Attr':[
229
                ['LogLevel',3],
230
                ['MapList',['bootrom0','fwimage0','sram0','gpio0',
231
                        'uart0','irqctrl0','gnss0','gptmr0',
232
                        'pnp0','dsu0','greth0','rfctrl0','fsegps0']]
233
                ]}]},
234
    {'Class':'BoardSimClass','Instances':[
235
          {'Name':'boardsim','Attr':[
236
                ['LogLevel',1]
237
                ]}]}
238
  ]
239
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.