OpenCores
URL https://opencores.org/ocsvn/riscv_vhdl/riscv_vhdl/trunk

Subversion Repositories riscv_vhdl

[/] [riscv_vhdl/] [trunk/] [debugger/] [targets/] [sysc_river_gui.json] - Blame information for rev 3

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 sergeykhbr
{
2
  'GlobalSettings':{
3
    'SimEnable':true,
4
    'GUI':true,
5
    'ScriptFile':'',
6
    'Description':'This configuration creates SystemC instance of CPU RIVER instead functional model'
7
  },
8
  'Services':[
9
    {'Class':'GuiPluginClass','Instances':[
10
                {'Name':'gui0','Attr':[
11
                ['LogLevel',4],
12
                ['WidgetsConfig',{
13
                  'Serial':'port1',
14
                  'AutoComplete':'autocmd0',
15
                  'SocInfo':'info0',
16
                  'PollingMs':250,
17
                  'EventsLoopMs':10
18
                }],
19
                ['SocInfo','info0'],
20
                ['CommandExecutor','cmdexec0']
21
                ]}]},
22
    {'Class':'EdclServiceClass','Instances':[
23
          {'Name':'edcltap','Attr':[
24
                ['LogLevel',1],
25
                ['Transport','udpedcl'],
26
                ['seq_cnt',0]]}]},
27
    {'Class':'UdpServiceClass','Instances':[
28
          {'Name':'udpboard','Attr':[
29
                ['LogLevel',1],
30
                ['Timeout',0x190]]},
31
          {'Name':'udpedcl','Attr':[
32
                ['LogLevel',1],
33
                ['Timeout',0x3e8],
34
                ['HostIP','192.168.0.53'],
35
                ['BoardIP','192.168.0.51']]}]},
36
    {'Class':'ComPortServiceClass','Instances':[
37
          {'Name':'port1','Attr':[
38
                ['LogLevel',2],
39
                ['Enable',true],
40
                ['UartSim','uart0'],
41
                ['ComPortName','COM3'],
42
                ['ComPortSpeed',115200]]}]},
43
    {'Class':'ElfReaderServiceClass','Instances':[
44
          {'Name':'loader0','Attr':[
45
                ['LogLevel',4]]}]},
46
    {'Class':'ConsoleServiceClass','Instances':[
47
          {'Name':'console0','Attr':[
48
                ['LogLevel',4],
49
                ['Enable',true],
50
                ['StepQueue','core0'],
51
                ['AutoComplete','autocmd0'],
52
                ['CommandExecutor','cmdexec0'],
53
                ['DefaultLogFile','default.log'],
54
                ['Signals','gpio0'],
55
                ['InputPort','port1']]}]},
56
    {'Class':'AutoCompleterClass','Instances':[
57
          {'Name':'autocmd0','Attr':[
58
                ['LogLevel',4],
59
                ['SocInfo','info0']
60
                ['HistorySize',64],
61
                ['History',[
62
                     'csr MCPUID',
63
                     'csr MTIME',
64
                     'read 0xfffff004 128',
65
                     'loadelf helloworld'
66
                     ]]
67
                ]}]},
68
    {'Class':'CmdExecutorClass','Instances':[
69
          {'Name':'cmdexec0','Attr':[
70
                ['LogLevel',4],
71
                ['Tap','edcltap'],
72
                ['SocInfo','info0']
73
                ]}]},
74
    {'Class':'SocInfoClass','Instances':[
75
          {'Name':'info0','Attr':[
76
                ['LogLevel',4],
77
                ['PnpBaseAddress',0xFFFFF000],
78
                ['GpioBaseAddress',0x80000000],
79
                ['DsuBaseAddress',0x80080000],
80
                ['ListRegs',[['zero',8,0],['ra',8,1],['sp',8,2],['gp',8,3],
81
                            ['tp',8,4],['t0',8,5],['t1',8,6],['t2',8,7],
82
                            ['s0',8,8],['s1',8,9],['a0',8,10],['a1',8,11],
83
                            ['a2',8,12],['a3',8,13],['a4',8,14],['a5',8,15],
84
                            ['a6',8,16],['a7',8,17],['s2',8,18],['s3',8,19],
85
                            ['s4',8,20],['s5',8,21],['s6',8,22],['s7',8,23],
86
                            ['s8',8,24],['s9',8,25],['s10',8,26],['s11',8,27],
87
                            ['t3',8,28],['t4',8,29],['t5',8,30],['t6',8,31],
88
                            ['pc',8,32,'Instruction Pointer'],
89
                            ['npc',8,33,'Next IP']]],
90
                ['ListCSR',[
91
                    ['MISA',8,0xf10,'Architecture and supported set of instructions'],
92
                    ['MVENDORID',8,0xf11,'Vecndor ID'],
93
                    ['MARCHID',8,0xf12,'Architecture ID'],
94
                    ['MIMPLEMENTATIONID',8,0xf13,'Implementation ID'],
95
                    ['MHARTID',8,0xf14,'Thread ID'],
96
                    ['MTIME',8,0x701,'Machine wall-clock time.'],
97
                    ['MSTATUS',8,0x300,'Machine mode status register.'],
98
                    ['MIE',8,0x304,'Machine interrupt enable register.'],
99
                    ['MTVEC',8,0x305,'Machine mode trap vector register.'],
100
                    ['MSCRATCH',8,0x340,'Machine mode scratch register.'],
101
                    ['MEPC',8,0x341,'Machine exception program counter'],
102
                    ['MCAUSE',8,0x342,'Machine cause trap register'],
103
                    ['MBADADDR',8,0x343,'Machine mode bad address register'],
104
                    ['MIP',8,0x344,'Machine mode interrupt pending bits register']
105
                    ]]]}]},
106
    {'Class':'SimplePluginClass','Instances':[
107
          {'Name':'example0','Attr':[
108
                ['LogLevel',4],
109
                ['attr1','This is test attr value']]}]},
110
    {'Class':'SourceServiceClass','Instances':[
111
          {'Name':'src0','Attr':[
112
                ['LogLevel',4]]}]},
113
    {'Class':'GrethClass','Instances':[
114
          {'Name':'greth0','Attr':[
115
                ['LogLevel',1],
116
                ['BaseAddress',0x80040000],
117
                ['Length',0x40000],
118
                ['IrqLine',2],
119
                ['IrqControl','irqctrl0'],
120
                ['IP',0x55667788],
121
                ['MAC',0xfeedface00],
122
                ['Bus','axi0'],
123
                ['Transport','udpboard']
124
                ]}]},
125
    {'Class':'CpuRiscV_RTLClass','Instances':[
126
          {'Name':'core0','Attr':[
127
                ['LogLevel',4],
128
                ['Bus','axi0'],
129
                ['GenerateRef',false,'Generate Registers/Memory access trace file to compare it with functional model'],
130
                ['InVcdFile','','Non empty string enables generation of stimulus VCD file'],
131
                ['OutVcdFile','','Non empty string enables VCD file with reference signals'],
132
                ['FreqHz',60000000]
133
                ]}]},
134
    {'Class':'MemorySimClass','Instances':[
135
          {'Name':'bootrom0','Attr':[
136
                ['LogLevel',1],
137
                ['InitFile','../../../rocket_soc/fw_images/bootimage.hex'],
138
                ['ReadOnly',true],
139
                ['BaseAddress',0x0],
140
                ['Length',8192]
141
                ]}]},
142
    {'Class':'MemorySimClass','Instances':[
143
          {'Name':'fwimage0','Attr':[
144
                ['LogLevel',1],
145
                ['InitFile','../../../rocket_soc/fw_images/fwimage.hex'],
146
                ['ReadOnly',true],
147
                ['BaseAddress',0x00100000],
148
                ['Length',0x40000]
149
                ]}]},
150
    {'Class':'MemorySimClass','Instances':[
151
          {'Name':'sram0','Attr':[
152
                ['LogLevel',1],
153
                ['InitFile','../../../rocket_soc/fw_images/fwimage.hex'],
154
                ['ReadOnly',false],
155
                ['BaseAddress',0x10000000],
156
                ['Length',0x80000]
157
                ]}]},
158
    {'Class':'GPIOClass','Instances':[
159
          {'Name':'gpio0','Attr':[
160
                ['LogLevel',3],
161
                ['BaseAddress',0x80000000],
162
                ['Length',4096],
163
                ['DIP',0x1]
164
                ]}]},
165
    {'Class':'UARTClass','Instances':[
166
          {'Name':'uart0','Attr':[
167
                ['LogLevel',1],
168
                ['BaseAddress',0x80001000],
169
                ['Length',4096],
170
                ['IrqLine',1],
171
                ['IrqControl','irqctrl0']
172
                ]}]},
173
    {'Class':'IrqControllerClass','Instances':[
174
          {'Name':'irqctrl0','Attr':[
175
                ['LogLevel',1],
176
                ['BaseAddress',0x80002000],
177
                ['Length',4096],
178
                ['CPU','core0'],
179
                ['IrqTotal',4],
180
                ['CSR_MIPI',0x783]
181
                ]}]},
182
    {'Class':'DSUClass','Instances':[
183
          {'Name':'dsu0','Attr':[
184
                ['LogLevel',1],
185
                ['BaseAddress',0x80080000],
186
                ['Length',0x20000],
187
                ['CPU','core0'],
188
                ['Bus','axi0']
189
                ]}]},
190
    {'Class':'GNSSStubClass','Instances':[
191
          {'Name':'gnss0','Attr':[
192
                ['LogLevel',1],
193
                ['BaseAddress',0x80003000],
194
                ['Length',4096],
195
                ['IrqLine',5],
196
                ['IrqControl','irqctrl0'],
197
                ['ClkSource','core0']
198
                ]}]},
199
    {'Class':'RfControllerClass','Instances':[
200
          {'Name':'rfctrl0','Attr':[
201
                ['LogLevel',1],
202
                ['BaseAddress',0x80004000],
203
                ['Length',4096]
204
                ]}]},
205
    {'Class':'GPTimersClass','Instances':[
206
          {'Name':'gptmr0','Attr':[
207
                ['LogLevel',1],
208
                ['BaseAddress',0x80005000],
209
                ['Length',4096],
210
                ['IrqLine',3],
211
                ['IrqControl','irqctrl0'],
212
                ['ClkSource','core0']
213
                ]}]},
214
    {'Class':'FseV2Class','Instances':[
215
          {'Name':'fsegps0','Attr':[
216
                ['LogLevel',1],
217
                ['BaseAddress',0x80008000],
218
                ['Length',4096]
219
                ]}]},
220
    {'Class':'PNPClass','Instances':[
221
          {'Name':'pnp0','Attr':[
222
                ['LogLevel',4],
223
                ['BaseAddress',0xfffff000],
224
                ['Length',4096],
225
                ['Tech',0],
226
                ['AdcDetector',0xff]
227
                ]}]},
228
    {'Class':'BusClass','Instances':[
229
          {'Name':'axi0','Attr':[
230
                ['LogLevel',3],
231
                ['MapList',['bootrom0','fwimage0','sram0','gpio0',
232
                        'uart0','irqctrl0','gnss0','gptmr0',
233
                        'pnp0','dsu0','greth0','rfctrl0','fsegps0']]
234
                ]}]},
235
    {'Class':'BoardSimClass','Instances':[
236
          {'Name':'boardsim','Attr':[
237
                ['LogLevel',1]
238
                ]}]}
239
  ]
240
}

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.