OpenCores
URL https://opencores.org/ocsvn/rise/rise/trunk

Subversion Repositories rise

[/] [rise/] [trunk/] [simulation/] [global.do] - Blame information for rev 149

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 48 cwalter
onerror {resume}
2
quietly WaveActivateNextPane {} 0
3
add wave -noupdate -divider {Global Signals}
4
add wave -noupdate -format Logic /tb_rise_vhd/reset
5
add wave -noupdate -format Logic /tb_rise_vhd/clk
6
add wave -noupdate -divider {Instruction Fetch Unit}
7
add wave -noupdate -format Literal -radix hexadecimal /tb_rise_vhd/uut/if_stage_unit/pc
8
add wave -noupdate -format Logic /tb_rise_vhd/uut/if_stage_unit/clear_in
9
add wave -noupdate -format Logic /tb_rise_vhd/uut/if_stage_unit/stall_in
10 65 jlechner
add wave -noupdate -format Literal -expand /tb_rise_vhd/uut/if_stage_unit/if_id_register
11 48 cwalter
add wave -noupdate -divider {Instruction Decode Unit}
12
add wave -noupdate -format Logic /tb_rise_vhd/uut/id_stage_unit/clear_in
13
add wave -noupdate -format Logic /tb_rise_vhd/uut/id_stage_unit/stall_in
14
add wave -noupdate -format Logic /tb_rise_vhd/uut/id_stage_unit/stall_out
15 65 jlechner
add wave -noupdate -format Literal -expand /tb_rise_vhd/uut/id_stage_unit/id_ex_register
16 48 cwalter
add wave -noupdate -divider {Execute Unit}
17 65 jlechner
add wave -noupdate -format Literal -expand /tb_rise_vhd/uut/mem_stage_unit/ex_mem_register
18 48 cwalter
add wave -noupdate -divider {Memory Unit}
19
add wave -noupdate -format Logic /tb_rise_vhd/uut/mem_stage_unit/dmem_wr_enable
20
add wave -noupdate -format Literal -radix hexadecimal /tb_rise_vhd/uut/mem_stage_unit/dmem_data_out
21
add wave -noupdate -format Literal -radix hexadecimal /tb_rise_vhd/uut/mem_stage_unit/dmem_data_in
22
add wave -noupdate -format Literal -radix hexadecimal /tb_rise_vhd/uut/mem_stage_unit/dmem_addr
23 65 jlechner
add wave -noupdate -format Literal -expand /tb_rise_vhd/uut/mem_stage_unit/mem_wb_register
24 48 cwalter
add wave -noupdate -divider {Write Back Unit}
25
add wave -noupdate -format Logic /tb_rise_vhd/uut/wb_stage_unit/dreg_enable
26
add wave -noupdate -format Literal -radix decimal /tb_rise_vhd/uut/wb_stage_unit/dreg_addr
27
add wave -noupdate -format Literal /tb_rise_vhd/uut/wb_stage_unit/dreg
28
add wave -noupdate -divider Registers
29 65 jlechner
add wave -noupdate -format Literal -radix hexadecimal /tb_rise_vhd/uut/register_file_unit/reg_0
30
add wave -noupdate -format Literal -radix hexadecimal /tb_rise_vhd/uut/register_file_unit/reg_1
31
add wave -noupdate -format Literal -radix hexadecimal /tb_rise_vhd/uut/register_file_unit/reg_2
32
add wave -noupdate -format Literal -radix hexadecimal /tb_rise_vhd/uut/register_file_unit/reg_3
33
add wave -noupdate -format Literal -radix hexadecimal /tb_rise_vhd/uut/register_file_unit/reg_4
34
add wave -noupdate -format Literal -radix hexadecimal /tb_rise_vhd/uut/register_file_unit/reg_5
35
add wave -noupdate -format Literal -radix hexadecimal /tb_rise_vhd/uut/register_file_unit/reg_6
36
add wave -noupdate -format Literal -radix hexadecimal /tb_rise_vhd/uut/register_file_unit/reg_7
37
add wave -noupdate -format Literal -radix hexadecimal /tb_rise_vhd/uut/register_file_unit/reg_8
38
add wave -noupdate -format Literal -radix hexadecimal /tb_rise_vhd/uut/register_file_unit/reg_9
39
add wave -noupdate -format Literal -radix hexadecimal /tb_rise_vhd/uut/register_file_unit/reg_10
40
add wave -noupdate -format Literal -radix hexadecimal /tb_rise_vhd/uut/register_file_unit/reg_11
41
add wave -noupdate -format Literal -radix hexadecimal /tb_rise_vhd/uut/register_file_unit/reg_12
42
add wave -noupdate -format Literal -radix hexadecimal /tb_rise_vhd/uut/register_file_unit/reg_13
43
add wave -noupdate -format Literal -radix hexadecimal /tb_rise_vhd/uut/register_file_unit/reg_14
44
add wave -noupdate -format Literal -radix hexadecimal /tb_rise_vhd/uut/register_file_unit/reg_15
45 48 cwalter
TreeUpdate [SetDefaultTree]
46
WaveRestoreCursors {{Cursor 1} {83205 ps} 0}
47
configure wave -namecolwidth 302
48
configure wave -valuecolwidth 155
49
configure wave -justifyvalue left
50
configure wave -signalnamewidth 0
51
configure wave -snapdistance 10
52
configure wave -datasetprefix 0
53
configure wave -rowmargin 4
54
configure wave -childrowmargin 2
55
configure wave -gridoffset 0
56
configure wave -gridperiod 1
57
configure wave -griddelta 40
58
configure wave -timeline 0
59
update
60
WaveRestoreZoom {0 ps} {100385 ps}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.