1 |
48 |
cwalter |
onerror {resume}
|
2 |
|
|
quietly WaveActivateNextPane {} 0
|
3 |
|
|
add wave -noupdate -divider {Global Signals}
|
4 |
|
|
add wave -noupdate -format Logic /tb_rise_vhd/reset
|
5 |
|
|
add wave -noupdate -format Logic /tb_rise_vhd/clk
|
6 |
|
|
add wave -noupdate -divider {Instruction Fetch Unit}
|
7 |
|
|
add wave -noupdate -format Literal -radix hexadecimal /tb_rise_vhd/uut/if_stage_unit/pc
|
8 |
|
|
add wave -noupdate -format Literal -expand /tb_rise_vhd/uut/if_stage_unit/if_id_register
|
9 |
|
|
add wave -noupdate -format Logic /tb_rise_vhd/uut/if_stage_unit/clear_in
|
10 |
|
|
add wave -noupdate -format Logic /tb_rise_vhd/uut/if_stage_unit/stall_in
|
11 |
|
|
add wave -noupdate -divider {Instruction Decode Unit}
|
12 |
|
|
add wave -noupdate -format Literal -expand /tb_rise_vhd/uut/id_stage_unit/id_ex_register
|
13 |
|
|
add wave -noupdate -format Logic /tb_rise_vhd/uut/id_stage_unit/clear_in
|
14 |
|
|
add wave -noupdate -format Logic /tb_rise_vhd/uut/id_stage_unit/stall_in
|
15 |
|
|
add wave -noupdate -format Logic /tb_rise_vhd/uut/id_stage_unit/stall_out
|
16 |
|
|
add wave -noupdate -divider {Execute Unit}
|
17 |
|
|
add wave -noupdate -format Literal -expand /tb_rise_vhd/uut/ex_stage_unit/id_ex_register
|
18 |
|
|
add wave -noupdate -divider {Memory Unit}
|
19 |
|
|
add wave -noupdate -format Literal /tb_rise_vhd/uut/mem_stage_unit/ex_mem_register
|
20 |
|
|
add wave -noupdate -format Logic /tb_rise_vhd/uut/mem_stage_unit/dmem_wr_enable
|
21 |
|
|
add wave -noupdate -format Literal -radix hexadecimal /tb_rise_vhd/uut/mem_stage_unit/dmem_data_out
|
22 |
|
|
add wave -noupdate -format Literal -radix hexadecimal /tb_rise_vhd/uut/mem_stage_unit/dmem_data_in
|
23 |
|
|
add wave -noupdate -format Literal -radix hexadecimal /tb_rise_vhd/uut/mem_stage_unit/dmem_addr
|
24 |
|
|
add wave -noupdate -divider {Write Back Unit}
|
25 |
|
|
add wave -noupdate -format Literal /tb_rise_vhd/uut/mem_stage_unit/mem_wb_register
|
26 |
|
|
add wave -noupdate -format Logic /tb_rise_vhd/uut/wb_stage_unit/dreg_enable
|
27 |
|
|
add wave -noupdate -format Literal -radix decimal /tb_rise_vhd/uut/wb_stage_unit/dreg_addr
|
28 |
|
|
add wave -noupdate -format Literal /tb_rise_vhd/uut/wb_stage_unit/dreg
|
29 |
|
|
add wave -noupdate -divider Registers
|
30 |
|
|
add wave -noupdate -format Literal -expand /tb_rise_vhd/uut/register_file_unit/regs
|
31 |
|
|
TreeUpdate [SetDefaultTree]
|
32 |
|
|
WaveRestoreCursors {{Cursor 1} {83205 ps} 0}
|
33 |
|
|
configure wave -namecolwidth 302
|
34 |
|
|
configure wave -valuecolwidth 155
|
35 |
|
|
configure wave -justifyvalue left
|
36 |
|
|
configure wave -signalnamewidth 0
|
37 |
|
|
configure wave -snapdistance 10
|
38 |
|
|
configure wave -datasetprefix 0
|
39 |
|
|
configure wave -rowmargin 4
|
40 |
|
|
configure wave -childrowmargin 2
|
41 |
|
|
configure wave -gridoffset 0
|
42 |
|
|
configure wave -gridperiod 1
|
43 |
|
|
configure wave -griddelta 40
|
44 |
|
|
configure wave -timeline 0
|
45 |
|
|
update
|
46 |
|
|
WaveRestoreZoom {0 ps} {100385 ps}
|