OpenCores
URL https://opencores.org/ocsvn/rise/rise/trunk

Subversion Repositories rise

[/] [rise/] [trunk/] [vhdl/] [rlu.vhd] - Blame information for rev 2

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 jlechner
-- File: rlu.vhd
2
-- Author: Jakob Lechner, Urban Stadler, Harald Trinkl, Christian Walter
3
-- Created: 2006-11-29
4
-- Last updated: 2006-11-29
5
 
6
-- Description:
7
-- Register Lock Unit (Provides flags for locking access to registers).
8
-------------------------------------------------------------------------------
9
 
10
library IEEE;
11
use IEEE.STD_LOGIC_1164.all;
12
use IEEE.STD_LOGIC_ARITH.all;
13
 
14
use WORK.RISE_PACK.all;
15
 
16
 
17
entity rlu is
18
 
19
  port (
20
    clk                 : in std_logic;
21
    reset               : in std_logic;
22
 
23
    lock_register       : out LOCK_REGISTER_T;
24
 
25
    clear_reg_lock      : in std_logic;
26
    set_reg_lock        : in std_logic;
27
    reg_addr            : in REGISTER_ADDR_T);
28
 
29
end rlu;
30
 
31
 
32
architecture rlu_rtl of rlu is
33
 
34
begin  -- rlu_rtl
35
 
36
 
37
 
38
end rlu_rtl;

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.