OpenCores
URL https://opencores.org/ocsvn/robust_ahb_matrix/robust_ahb_matrix/trunk

Subversion Repositories robust_ahb_matrix

[/] [robust_ahb_matrix/] [trunk/] [src/] [base/] [ahb_matrix_bus.v] - Blame information for rev 10

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 10 eyalhoc
<##//////////////////////////////////////////////////////////////////
2 2 eyalhoc
////                                                             ////
3
////  Author: Eyal Hochberg                                      ////
4
////          eyal@provartec.com                                 ////
5
////                                                             ////
6
////  Downloaded from: http://www.opencores.org                  ////
7
/////////////////////////////////////////////////////////////////////
8
////                                                             ////
9
//// Copyright (C) 2010 Provartec LTD                            ////
10
//// www.provartec.com                                           ////
11
//// info@provartec.com                                          ////
12
////                                                             ////
13
//// This source file may be used and distributed without        ////
14
//// restriction provided that this copyright statement is not   ////
15
//// removed from the file and that any derivative work contains ////
16
//// the original copyright notice and the associated disclaimer.////
17
////                                                             ////
18
//// This source file is free software; you can redistribute it  ////
19
//// and/or modify it under the terms of the GNU Lesser General  ////
20
//// Public License as published by the Free Software Foundation.////
21
////                                                             ////
22
//// This source is distributed in the hope that it will be      ////
23
//// useful, but WITHOUT ANY WARRANTY; without even the implied  ////
24
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR     ////
25
//// PURPOSE.  See the GNU Lesser General Public License for more////
26
//// details. http://www.gnu.org/licenses/lgpl.html              ////
27
////                                                             ////
28 10 eyalhoc
//////////////////////////////////////////////////////////////////##>
29 2 eyalhoc
 
30
OUTFILE PREFIX_bus.v
31
INCLUDE def_ahb_matrix.txt
32
 
33
ITER MX
34
ITER SX
35
 
36
module PREFIX_bus(PORTS);
37
 
38
   input                       clk;
39
   input                       reset;
40
 
41
   port                        MMX_GROUP_AHB;
42
   revport                     SSX_GROUP_AHB;
43
 
44
   input                       SSX_MMX;
45
   input                       SSX_MMX_resp;
46
 
47
 
48
   parameter                   BUS_WIDTH = GONCAT(GROUP_AHB.IN.WIDTH +);
49
 
50
   wire [BUS_WIDTH-1:0]        SSX_BUS;
51
 
52
   wire [BUS_WIDTH-1:0]        MMX_BUS;
53
 
54
 
55
 
56
   assign                      MMX_BUS = {GONCAT(MMX_GROUP_AHB_CMD.IN ,)};
57
 
58
   assign                      SSX_BUS = CONCAT((MMX_BUS & {BUS_WIDTH{SSX_MMX}}) |);
59
 
60
   assign                      {GONCAT(SSX_GROUP_AHB_CMD.IN ,)} = SSX_BUS;
61
 
62
   assign                      SSX_HWDATA =  CONCAT((MMX_HWDATA & {DATA_BITS{SSX_MMX_resp}}) |);
63
 
64
LOOP MX
65
   assign                      MMX_GROUP_AHB_RESP.OUT = CONCAT(({GROUP_AHB_RESP.OUT.WIDTH{SSX_MMX_resp}} & SSX_GROUP_AHB_RESP.OUT) |);
66
 
67
   assign                      MMX_HREADY = CONCAT(((SSX_MMX|SSX_MMX_resp)&SSX_HREADY) |);
68
 
69
ENDLOOP MX
70
 
71
 
72
endmodule
73
 
74
 
75
 
76
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.