OpenCores
URL https://opencores.org/ocsvn/robust_axi2apb/robust_axi2apb/trunk

Subversion Repositories robust_axi2apb

[/] [robust_axi2apb/] [trunk/] [src/] [base/] [axi2apb_wr.v] - Blame information for rev 2

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 eyalhoc
INCLUDE def_axi2apb.txt
2
OUTFILE PREFIX_axi2apb_wr.v
3
 
4
module  PREFIX_axi2apb_wr (PORTS);
5
 
6
   input                          clk;
7
   input                          reset;
8
 
9
   input                  GROUP_APB3;
10
 
11
   input                  cmd_err;
12
   input [ID_BITS-1:0]    cmd_id;
13
   output                 finish_wr;
14
 
15
   port                   WGROUP_APB_AXI_W;
16
   port                   BGROUP_APB_AXI_B;
17
 
18
 
19
   parameter              RESP_OK     = 2'b00;
20
   parameter              RESP_SLVERR = 2'b10;
21
   parameter              RESP_DECERR = 2'b11;
22
 
23
   reg                    BGROUP_APB_AXI_B.OUT;
24
 
25
 
26
   assign                 finish_wr = BVALID & BREADY;
27
 
28
   assign                 WREADY = psel & penable & pwrite & pready;
29
 
30
   always @(posedge clk or posedge reset)
31
     if (reset)
32
           begin
33
         BGROUP_APB_AXI_B.OUT <= #FFD {GROUP_APB_AXI_B.OUT.WIDTH{1'b0}};
34
           end
35
         else if (finish_wr)
36
           begin
37
         BGROUP_APB_AXI_B.OUT <= #FFD {GROUP_APB_AXI_B.OUT.WIDTH{1'b0}};
38
           end
39
         else if (psel & penable & pwrite & pready)
40
           begin
41
             BID    <= #FFD cmd_id;
42
                 BRESP  <= #FFD cmd_err ? RESP_SLVERR : pslverr ? RESP_DECERR : RESP_OK;
43
                 BVALID <= #FFD 1'b1;
44
           end
45
 
46
endmodule
47
 
48
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.