URL
https://opencores.org/ocsvn/robust_fir/robust_fir/trunk
[/] [robust_fir/] [trunk/] [src/] [base/] [def_fir.txt] - Blame information for rev 10
Go to most recent revision |
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
5 |
eyalhoc |
<##//////////////////////////////////////////////////////////////////
|
2 |
|
|
//// ////
|
3 |
|
|
//// Author: Eyal Hochberg ////
|
4 |
|
|
//// eyal@provartec.com ////
|
5 |
|
|
//// ////
|
6 |
|
|
//// Downloaded from: http://www.opencores.org ////
|
7 |
|
|
/////////////////////////////////////////////////////////////////////
|
8 |
|
|
//// ////
|
9 |
|
|
//// Copyright (C) 2010 Provartec LTD ////
|
10 |
|
|
//// www.provartec.com ////
|
11 |
|
|
//// info@provartec.com ////
|
12 |
|
|
//// ////
|
13 |
|
|
//// This source file may be used and distributed without ////
|
14 |
|
|
//// restriction provided that this copyright statement is not ////
|
15 |
|
|
//// removed from the file and that any derivative work contains ////
|
16 |
|
|
//// the original copyright notice and the associated disclaimer.////
|
17 |
|
|
//// ////
|
18 |
|
|
//// This source file is free software; you can redistribute it ////
|
19 |
|
|
//// and/or modify it under the terms of the GNU Lesser General ////
|
20 |
|
|
//// Public License as published by the Free Software Foundation.////
|
21 |
|
|
//// ////
|
22 |
|
|
//// This source is distributed in the hope that it will be ////
|
23 |
|
|
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
|
24 |
|
|
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
|
25 |
|
|
//// PURPOSE. See the GNU Lesser General Public License for more////
|
26 |
|
|
//// details. http://www.gnu.org/licenses/lgpl.html ////
|
27 |
|
|
//// ////
|
28 |
|
|
//////////////////////////////////////////////////////////////////##>
|
29 |
|
|
|
30 |
2 |
eyalhoc |
INCLUDE def_fir_basic.txt
|
31 |
|
|
|
32 |
|
|
SWAP.GLOBAL #FFD #1 ##Flip-Flop simulation delay
|
33 |
|
|
|
34 |
|
|
##check all input parameters have been given
|
35 |
|
|
CHECK CONST(ORDER)
|
36 |
|
|
CHECK CONST(COEFF_BITS)
|
37 |
|
|
CHECK CONST(DIN_BITS)
|
38 |
|
|
CHECK CONST(MAC_NUM)
|
39 |
|
|
|
40 |
|
|
IFDEF TRUE(MAC_NUM==1)
|
41 |
|
|
SWAP ARCH serial
|
42 |
|
|
SWAP LATENCY 1
|
43 |
|
|
ELSE TRUE(MAC_NUM==1)
|
44 |
|
|
IFDEF TRUE(COEFF_NUM==MAC_NUM)
|
45 |
|
|
SWAP ARCH parallel
|
46 |
|
|
SWAP LATENCY ADD_STAGES
|
47 |
|
|
ELSE TRUE(COEFF_NUM==MAC_NUM)
|
48 |
|
|
SWAP ARCH Nserial
|
49 |
|
|
SWAP LATENCY EXPR(LOG2(EXPR(COEFF_NUM/MAC_NUM))+1)
|
50 |
|
|
ENDIF TRUE(COEFF_NUM==MAC_NUM)
|
51 |
|
|
ENDIF TRUE(MAC_NUM==1)
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.