OpenCores
URL https://opencores.org/ocsvn/robust_reg/robust_reg/trunk

Subversion Repositories robust_reg

[/] [robust_reg/] [trunk/] [src/] [base/] [def_regfile.txt] - Blame information for rev 12

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 9 eyalhoc
<##//////////////////////////////////////////////////////////////////
2
////                                                             ////
3
////  Author: Eyal Hochberg                                      ////
4
////          eyal@provartec.com                                 ////
5
////                                                             ////
6
////  Downloaded from: http://www.opencores.org                  ////
7
/////////////////////////////////////////////////////////////////////
8
////                                                             ////
9
//// Copyright (C) 2010 Provartec LTD                            ////
10
//// www.provartec.com                                           ////
11
//// info@provartec.com                                          ////
12
////                                                             ////
13
//// This source file may be used and distributed without        ////
14
//// restriction provided that this copyright statement is not   ////
15
//// removed from the file and that any derivative work contains ////
16
//// the original copyright notice and the associated disclaimer.////
17
////                                                             ////
18
//// This source file is free software; you can redistribute it  ////
19
//// and/or modify it under the terms of the GNU Lesser General  ////
20
//// Public License as published by the Free Software Foundation.////
21
////                                                             ////
22
//// This source is distributed in the hope that it will be      ////
23
//// useful, but WITHOUT ANY WARRANTY; without even the implied  ////
24
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR     ////
25
//// PURPOSE.  See the GNU Lesser General Public License for more////
26
//// details. http://www.gnu.org/licenses/lgpl.html              ////
27
////                                                             ////
28
//////////////////////////////////////////////////////////////////##>
29
 
30 12 eyalhoc
REQUIRE(1.4)
31 10 eyalhoc
 
32 12 eyalhoc
INCLUDE def_regfile_regs.txt
33
INCLUDE def_regfile_fields.txt
34 9 eyalhoc
 
35 11 eyalhoc
SWAP.GLOBAL MODEL_NAME regfile
36
 
37 9 eyalhoc
SWAP FFD 1 ##flip-flop delay
38
 
39
## Types:
40
## RW - read / write (output from block)
41
## RO - read only (input to block)
42
## WO - write only (output to block)
43
## IW - internal write (output to block - logic is added especially)
44
## IR - internal read (no port - logic is added especially)
45
ENUM    TYPE_RW  TYPE_RO  TYPE_WO  TYPE_IW  TYPE_IR
46
 
47
SWAP    TYPE_TYPE_RW  Read and Write
48
SWAP    TYPE_TYPE_RO  Read only
49
SWAP    TYPE_TYPE_WO  Write only
50
 
51
GROUP APB is {
52
 pclken 1 input
53
 psel 1 input
54
 penable 1 input
55
 paddr ADDR_BITS input
56
 pwrite 1 input
57
 pwdata 32 input
58
 prdata 32 output
59
 pslverr 1 output
60
 pready 1 output
61
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.