1 |
9 |
eyalhoc |
<##//////////////////////////////////////////////////////////////////
|
2 |
|
|
//// ////
|
3 |
|
|
//// Author: Eyal Hochberg ////
|
4 |
|
|
//// eyal@provartec.com ////
|
5 |
|
|
//// ////
|
6 |
|
|
//// Downloaded from: http://www.opencores.org ////
|
7 |
|
|
/////////////////////////////////////////////////////////////////////
|
8 |
|
|
//// ////
|
9 |
|
|
//// Copyright (C) 2010 Provartec LTD ////
|
10 |
|
|
//// www.provartec.com ////
|
11 |
|
|
//// info@provartec.com ////
|
12 |
|
|
//// ////
|
13 |
|
|
//// This source file may be used and distributed without ////
|
14 |
|
|
//// restriction provided that this copyright statement is not ////
|
15 |
|
|
//// removed from the file and that any derivative work contains ////
|
16 |
|
|
//// the original copyright notice and the associated disclaimer.////
|
17 |
|
|
//// ////
|
18 |
|
|
//// This source file is free software; you can redistribute it ////
|
19 |
|
|
//// and/or modify it under the terms of the GNU Lesser General ////
|
20 |
|
|
//// Public License as published by the Free Software Foundation.////
|
21 |
|
|
//// ////
|
22 |
|
|
//// This source is distributed in the hope that it will be ////
|
23 |
|
|
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
|
24 |
|
|
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
|
25 |
|
|
//// PURPOSE. See the GNU Lesser General Public License for more////
|
26 |
|
|
//// details. http://www.gnu.org/licenses/lgpl.html ////
|
27 |
|
|
//// ////
|
28 |
|
|
//////////////////////////////////////////////////////////////////##>
|
29 |
|
|
|
30 |
16 |
eyalhoc |
REQUIRE(1.5)
|
31 |
10 |
eyalhoc |
|
32 |
16 |
eyalhoc |
STARTUSER
|
33 |
|
|
|
34 |
|
|
PARAM COUNT 0
|
35 |
|
|
|
36 |
14 |
eyalhoc |
INCLUDE def_regs.txt
|
37 |
9 |
eyalhoc |
|
38 |
16 |
eyalhoc |
SWAP.GLOBAL MODEL_NAME PREFIX configuration registers
|
39 |
11 |
eyalhoc |
|
40 |
9 |
eyalhoc |
SWAP FFD 1 ##flip-flop delay
|
41 |
|
|
|
42 |
|
|
## Types:
|
43 |
|
|
## RW - read / write (output from block)
|
44 |
|
|
## RO - read only (input to block)
|
45 |
|
|
## WO - write only (output to block)
|
46 |
|
|
## IW - internal write (output to block - logic is added especially)
|
47 |
|
|
## IR - internal read (no port - logic is added especially)
|
48 |
|
|
ENUM TYPE_RW TYPE_RO TYPE_WO TYPE_IW TYPE_IR
|
49 |
|
|
|
50 |
|
|
SWAP TYPE_TYPE_RW Read and Write
|
51 |
|
|
SWAP TYPE_TYPE_RO Read only
|
52 |
|
|
SWAP TYPE_TYPE_WO Write only
|
53 |
|
|
|
54 |
|
|
GROUP APB is {
|
55 |
|
|
pclken 1 input
|
56 |
|
|
psel 1 input
|
57 |
|
|
penable 1 input
|
58 |
|
|
paddr ADDR_BITS input
|
59 |
|
|
pwrite 1 input
|
60 |
|
|
pwdata 32 input
|
61 |
|
|
prdata 32 output
|
62 |
|
|
pslverr 1 output
|
63 |
|
|
pready 1 output
|
64 |
|
|
}
|
65 |
14 |
eyalhoc |
|
66 |
16 |
eyalhoc |
SWAP.USER ADD_REG(NAME, ADDR, TYPE, DESC) PARAM REG_NAME COUNT +NEWLINE PARAM COUNT +1 +NEWLINE GROUP.USER REGS extends { +NEWLINE NAME SON(CONST(ADDR) ADDR) SON(CONST(TYPE) TYPE) SON(CONST(DESC) DESC) +NEWLINE } ##Registers:
|
67 |
14 |
eyalhoc |
|
68 |
16 |
eyalhoc |
SWAP.USER ADD_FIELD(REGNAME, NAME, BITS, FIRST_BIT, DEFAULT, TYPE, DESC) GROUP.USER REGREG_REGNAME extends { +NEWLINE NAME BITS SON(CONST(FIRST_BIT) FIRST_BIT) SON(CONST(DEFAULT) DEFAULT) SON(CONST(TYPE) TYPE) SON(CONST(DESC) DESC) +NEWLINE } ##Fields:
|
69 |
14 |
eyalhoc |
|
70 |
16 |
eyalhoc |
|
71 |
|
|
|