OpenCores
URL https://opencores.org/ocsvn/rtf65002/rtf65002/trunk

Subversion Repositories rtf65002

[/] [rtf65002/] [trunk/] [rtl/] [verilog/] [byte_jmp_ind.v] - Blame information for rev 21

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 10 robfinch 
// ============================================================================
2 
//        __
3 
//   \\__/ o\    (C) 2013  Robert Finch, Stratford
4 
//    \  __ /    All rights reserved.
5 
//     \/_//     robfinch<remove>@opencores.org
6 
//       ||
7 
//
8 
// This source file is free software: you can redistribute it and/or modify
9 
// it under the terms of the GNU Lesser General Public License as published
10 
// by the Free Software Foundation, either version 3 of the License, or
11 
// (at your option) any later version.
12 
//
13 
// This source file is distributed in the hope that it will be useful,
14 
// but WITHOUT ANY WARRANTY; without even the implied warranty of
15 
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
16 
// GNU General Public License for more details.
17 
//
18 
// You should have received a copy of the GNU General Public License
19 
// along with this program.  If not, see <http://www.gnu.org/licenses/>.
20 
//
21 
// ============================================================================
22 
//
23 5 robfinch 
BYTE_JMP_IND1:
24 
        if (unCachedData) begin
25 
                cyc_o <= 1'b1;
26 
                stb_o <= 1'b1;
27 
                sel_o <= 4'hF;
28 
                adr_o <= {radr,2'b00};
29 
                state <= BYTE_JMP_IND2;
30 
        end
31 
        else if (dhit) begin
32 
                pc[7:0] <= rdat8;
33 
                radr <= radr34p1[33:2];
34 
                radr2LSB <= radr34p1[1:0];
35 
                state <= BYTE_JMP_IND3;
36 
        end
37 
        else
38 
                dmiss <= `TRUE;
39 
BYTE_JMP_IND2:
40 
        if (ack_i) begin
41 
                cyc_o <= 1'b0;
42 
                stb_o <= 1'b0;
43 
                sel_o <= 4'h0;
44 
                adr_o <= 34'd0;
45 
                radr <= radr34p1[33:2];
46 
                radr2LSB <= radr34p1[1:0];
47 
                pc[7:0] <= dati;
48 
                state <= BYTE_JMP_IND3;
49 
        end
50 21 robfinch 
        else if (err_i) begin
51 
                lock_o <= 1'b0;
52 
                cyc_o <= 1'b0;
53 
                stb_o <= 1'b0;
54 
                we_o <= 1'b0;
55 
                sel_o <= 4'h0;
56 
                adr_o <= 34'h0;
57 
                dat_o <= 32'h0;
58 
                state <= BUS_ERROR;
59 
        end
60 5 robfinch 
BYTE_JMP_IND3:
61 
        if (unCachedData) begin
62 
                cyc_o <= 1'b1;
63 
                stb_o <= 1'b1;
64 
                sel_o <= 4'hF;
65 
                adr_o <= {radr,2'b00};
66 
                state <= BYTE_JMP_IND4;
67 
        end
68 
        else if (dhit) begin
69 
                pc[15:8] <= rdat8;
70 
                state <= IFETCH;
71 
        end
72 
        else
73 
                dmiss <= `TRUE;
74 
BYTE_JMP_IND4:
75 
        if (ack_i) begin
76 
                cyc_o <= 1'b0;
77 
                stb_o <= 1'b0;
78 
                sel_o <= 4'h0;
79 
                adr_o <= 34'd0;
80 
                pc[15:8] <= dati;
81 
                state <= IFETCH;
82 
        end
83 21 robfinch 
        else if (err_i) begin
84 
                lock_o <= 1'b0;
85 
                cyc_o <= 1'b0;
86 
                stb_o <= 1'b0;
87 
                we_o <= 1'b0;
88 
                sel_o <= 4'h0;
89 
                adr_o <= 34'h0;
90 
                dat_o <= 32'h0;
91 
                state <= BUS_ERROR;
92 
        end

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.