OpenCores
URL https://opencores.org/ocsvn/rtf65002/rtf65002/trunk

Subversion Repositories rtf65002

[/] [rtf65002/] [trunk/] [rtl/] [verilog/] [byte_jmp_ind.v] - Blame information for rev 19

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 10 robfinch
// ============================================================================
2
//        __
3
//   \\__/ o\    (C) 2013  Robert Finch, Stratford
4
//    \  __ /    All rights reserved.
5
//     \/_//     robfinch<remove>@opencores.org
6
//       ||
7
//
8
// This source file is free software: you can redistribute it and/or modify 
9
// it under the terms of the GNU Lesser General Public License as published 
10
// by the Free Software Foundation, either version 3 of the License, or     
11
// (at your option) any later version.                                      
12
//                                                                          
13
// This source file is distributed in the hope that it will be useful,      
14
// but WITHOUT ANY WARRANTY; without even the implied warranty of           
15
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the            
16
// GNU General Public License for more details.                             
17
//                                                                          
18
// You should have received a copy of the GNU General Public License        
19
// along with this program.  If not, see <http://www.gnu.org/licenses/>.    
20
//                                                                          
21
// ============================================================================
22
//
23 5 robfinch
BYTE_JMP_IND1:
24
        if (unCachedData) begin
25
                cyc_o <= 1'b1;
26
                stb_o <= 1'b1;
27
                sel_o <= 4'hF;
28
                adr_o <= {radr,2'b00};
29
                state <= BYTE_JMP_IND2;
30
        end
31
        else if (dhit) begin
32
                pc[7:0] <= rdat8;
33
                radr <= radr34p1[33:2];
34
                radr2LSB <= radr34p1[1:0];
35
                state <= BYTE_JMP_IND3;
36
        end
37
        else
38
                dmiss <= `TRUE;
39
BYTE_JMP_IND2:
40
        if (ack_i) begin
41
                cyc_o <= 1'b0;
42
                stb_o <= 1'b0;
43
                sel_o <= 4'h0;
44
                adr_o <= 34'd0;
45
                radr <= radr34p1[33:2];
46
                radr2LSB <= radr34p1[1:0];
47
                pc[7:0] <= dati;
48
                state <= BYTE_JMP_IND3;
49
        end
50
BYTE_JMP_IND3:
51
        if (unCachedData) begin
52
                cyc_o <= 1'b1;
53
                stb_o <= 1'b1;
54
                sel_o <= 4'hF;
55
                adr_o <= {radr,2'b00};
56
                state <= BYTE_JMP_IND4;
57
        end
58
        else if (dhit) begin
59
                pc[15:8] <= rdat8;
60
                state <= IFETCH;
61
        end
62
        else
63
                dmiss <= `TRUE;
64
BYTE_JMP_IND4:
65
        if (ack_i) begin
66
                cyc_o <= 1'b0;
67
                stb_o <= 1'b0;
68
                sel_o <= 4'h0;
69
                adr_o <= 34'd0;
70
                pc[15:8] <= dati;
71
                state <= IFETCH;
72
        end

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.