URL https://opencores.org/ocsvn/rtf65002/rtf65002/trunk

Subversion Repositories rtf65002

[/] [rtf65002/] [trunk/] [rtl/] [verilog/] [rtf65002_alu.v] - Blame information for rev 38

Details | Compare with Previous | View Log


// ============================================================================
//        __
//   \\__/ o\    (C) 2013  Robert Finch, Stratford
//    \  __ /    All rights reserved.
//     \/_//     robfinch<remove>@opencores.org
//       ||
//
// This source file is free software: you can redistribute it and/or modify 
// it under the terms of the GNU Lesser General Public License as published 
// by the Free Software Foundation, either version 3 of the License, or     
// (at your option) any later version.                                      
//                                                                          
// This source file is distributed in the hope that it will be useful,      
// but WITHOUT ANY WARRANTY; without even the implied warranty of           
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the            
// GNU General Public License for more details.                             
//                                                                          
// You should have received a copy of the GNU General Public License        
// along with this program.  If not, see <http://www.gnu.org/licenses/>.    
//                                                                          
// ============================================================================
//
`include "rtf65002_defines.v"
 
module rtf65002_alu(clk, state, resin, pg2, ir, acc, x, y, isp, rfoa, rfob, a, b, b8, Rt,
        icacheOn, dcacheOn, write_allocate, prod, tick, lfsr, abs8, vbr, nmoi,
        derr_address, history_buf, spage, sp, df, cf,
        res);
input clk;
input [5:0] state;
input [32:0] resin;
input pg2;
input [63:0] ir;
input [31:0] acc;
input [31:0] x;
input [31:0] y;
input [31:0] isp;
input [31:0] rfoa;
input [31:0] rfob;
input [31:0] a;
input [31:0] b;
input [7:0] b8;
input [3:0] Rt;
input icacheOn;
input dcacheOn;
input write_allocate;
input [63:0] prod;
input [31:0] tick;
input [31:0] lfsr;
input [31:0] abs8;
input [31:0] vbr;
input nmoi;
input [31:0] derr_address;
input [31:0] history_buf;
input [31:0] spage;
input [15:0] sp;
input df;
input cf;
output reg [32:0] res;
 
`ifdef SUPPORT_SHIFT
wire [31:0] shlo = a << b[4:0];
wire [31:0] shro = a >> b[4:0];
`else
wire [31:0] shlo = 32'd0;
wire [31:0] shro = 32'd0;
`endif
 
always @*
        case({pg2,ir[7:0]})
        `DEX:   res <= x - 32'd1;
        `INX:   res <= x + 32'd1;
        `DEY,`MVP:      res <= y - 32'd1;
        `INY:   res <= y + 32'd1;
        `STS,`MVN,`CMPS:        res <= y + 32'd1;
        `DEA:   res <= acc - 32'd1;
        `INA:   res <= acc + 32'd1;
        `TSX,`TSA:      res <= isp;
        `TXS,`TXA,`TXY: res <= x;
        `TAX,`TAY,`TAS: res <= acc;
        `TYA,`TYX:      res <= y;
        `TRS:           res <= rfoa;
        `TSR:           begin
                                        case(ir[11:8])
                                        4'h0:
                                                begin
`ifdef SUPPORT_ICACHE
                                                        res[0] <= icacheOn;
`endif
`ifdef SUPPORT_DCACHE
                                                        res[1] <= dcacheOn;
                                                        res[2] <= write_allocate;
`endif
                                                        res[32:3] <= 30'd0;
                                                end
                                        4'h2:   res <= prod[31:0];
                                        4'h3:   res <= prod[63:32];
                                        4'h4:   res <= tick;
                                        4'h5:   res <= lfsr;
                                        4'd7:   res <= abs8;
                                        4'h8:   res <= {vbr[31:1],nmoi};
                                        4'h9:   res <= derr_address;
`ifdef DEBUG
                                        4'hA:   res <= history_buf;
`endif
                                        4'hE:   res <= {spage[31:16],sp};
                                        4'hF:   res <= isp;
                                        default:        res <= 33'd0;
                                        endcase
                                end
        `ASL_ACC:       res <= {acc,1'b0};
        `ROL_ACC:       res <= {acc,cf};
        `LSR_ACC:       res <= {acc[0],1'b0,acc[31:1]};
        `ROR_ACC:       res <= {acc[0],cf,acc[31:1]};
 
        `RR:
                begin
                        case(ir[23:20])
                        `ADD_RR:        res <= rfoa + rfob + {31'b0,df&cf};
                        `SUB_RR:        res <= rfoa - rfob - {31'b0,df&~cf&|ir[19:16]};
                        `AND_RR:        res <= rfoa & rfob;
                        `OR_RR:         res <= rfoa | rfob;
                        `EOR_RR:        res <= rfoa ^ rfob;
`ifdef SUPPORT_SHIFT
                        `ASL_RRR:       res <= shlo;
                        `LSR_RRR:       res <= shro;
`endif
                        default:        res <= 33'd0;
                        endcase
                end
        `LD_RR:         res <= rfoa;
        `ASL_RR:        res <= {rfoa,1'b0};
        `ROL_RR:        res <= {rfoa,cf};
        `LSR_RR:        res <= {rfoa[0],1'b0,rfoa[31:1]};
        `ROR_RR:        res <= {rfoa[0],cf,rfoa[31:1]};
        `DEC_RR:        res <= rfoa - 32'd1;
        `INC_RR:        res <= rfoa + 32'd1;
 
        `ADD_R:         res <= rfoa + rfob + {31'b0,df&cf};
        `SUB_R:         res <= rfoa - rfob - {31'b0,df&~cf&|ir[15:12]};
        `AND_R:         res <= rfoa & rfob;
        `OR_R:          res <= rfoa | rfob;
        `EOR_R:         res <= rfoa ^ rfob;
 
        `ADD_IMM4:      res <= rfoa + {{28{ir[15]}},ir[15:12]} + {31'b0,df&cf};
        `SUB_IMM4:      res <= rfoa - {{28{ir[15]}},ir[15:12]} - {31'b0,df&~cf&|ir[11:8]};
        `OR_IMM4:       res <= rfoa | {{28{ir[15]}},ir[15:12]};
        `AND_IMM4:      res <= rfoa & {{28{ir[15]}},ir[15:12]};
        `EOR_IMM4:      res <= rfoa ^ {{28{ir[15]}},ir[15:12]};
 
        `ADD_IMM8:      res <= rfoa + {{24{ir[23]}},ir[23:16]} + {31'b0,df&cf};
        `SUB_IMM8:      res <= rfoa - {{24{ir[23]}},ir[23:16]} - {31'b0,df&~cf&|ir[15:12]};
        `MUL_IMM8:      res <= 33'd0;
`ifdef SUPPORT_DIVMOD
        `DIV_IMM8:      res <= 33'd0;
        `MOD_IMM8:      res <= 33'd0;
`endif
        `OR_IMM8:       res <= rfoa | {{24{ir[23]}},ir[23:16]};
        `AND_IMM8:      res <= rfoa & {{24{ir[23]}},ir[23:16]};
        `EOR_IMM8:      res <= rfoa ^ {{24{ir[23]}},ir[23:16]};
        `CMP_IMM8:      res <= acc - {{24{ir[15]}},ir[15:8]};
 
 
        `ADD_IMM16:     res <= rfoa + {{16{ir[31]}},ir[31:16]} + {31'b0,df&cf};
        `SUB_IMM16:     res <= rfoa - {{16{ir[31]}},ir[31:16]} - {31'b0,df&~cf&|ir[15:12]};
        `MUL_IMM16:     res <= 33'd0;
`ifdef SUPPORT_DIVMOD
        `DIV_IMM16:     res <= 33'd0;
        `MOD_IMM16:     res <= 33'd0;
`endif
        `OR_IMM16:      res <= rfoa | {{16{ir[31]}},ir[31:16]};
        `AND_IMM16:
                begin
                res <= rfoa & {{16{ir[31]}},ir[31:16]};
                $display("%h & %h", rfoa, {{16{ir[31]}},ir[31:16]});
                end
        `EOR_IMM16:     res <= rfoa ^ {{16{ir[31]}},ir[31:16]};
 
        `ADD_IMM32:     res <= rfoa + ir[47:16] + {31'b0,df&cf};
        `SUB_IMM32:     res <= rfoa - ir[47:16] - {31'b0,df&~cf&|ir[15:12]};
        `MUL_IMM16:     res <= 33'd0;
`ifdef SUPPORT_DIVMOD
        `DIV_IMM32:     res <= 33'd0;
        `MOD_IMM32:     res <= 33'd0;
`endif
        `OR_IMM32:      res <= rfoa | ir[47:16];
        `AND_IMM32:     res <= rfoa & ir[47:16];
        `EOR_IMM32:     res <= rfoa ^ ir[47:16];
 
        `LDX_IMM32,`LDY_IMM32,`LDA_IMM32:       res <= ir[39:8];
        `LDX_IMM16,`LDA_IMM16:  res <= {{16{ir[23]}},ir[23:8]};
        `LDX_IMM8,`LDA_IMM8: res <= {{24{ir[15]}},ir[15:8]};
 
        `SUB_SP8:       res <= isp - {{24{ir[15]}},ir[15:8]};
        `SUB_SP16:      res <= isp - {{16{ir[23]}},ir[23:8]};
        `SUB_SP32:      res <= isp - ir[39:8];
 
        `CPX_IMM32:     res <= x - ir[39:8];
        `CPY_IMM32:     res <= y - ir[39:8];
        // The following results are available for CALC only after the DECODE/LOAD_MAC
        // stage as the 'a' and 'b' side registers need to be loaded.
        `ADD_ZPX,`ADD_IX,`ADD_IY,`ADD_ABS,`ADD_ABSX,`ADD_RIND,`ADD_DSP: res <= a + b + {31'b0,df&cf};
        `SUB_ZPX,`SUB_IX,`SUB_IY,`SUB_ABS,`SUB_ABSX,`SUB_RIND,`SUB_DSP: res <= a - b - {31'b0,df&~cf&|Rt}; // Also CMP
        `AND_ZPX,`AND_IX,`AND_IY,`AND_ABS,`AND_ABSX,`AND_RIND,`AND_DSP: res <= a & b;   // Also BIT
        `OR_ZPX,`OR_IX,`OR_IY,`OR_ABS,`OR_ABSX,`OR_RIND,`OR_DSP:                res <= a | b;   // Also LD
        `EOR_ZPX,`EOR_IX,`EOR_IY,`EOR_ABS,`EOR_ABSX,`EOR_RIND,`EOR_DSP: res <= a ^ b;
        `LDX_ZPY,`LDX_ABS,`LDX_ABSY:    res <= b;
        `LDY_ZPX,`LDY_ABS,`LDY_ABSX:    res <= b;
        `CPX_ZPX,`CPX_ABS:      res <= x - b;
        `CPY_ZPX,`CPY_ABS:      res <= y - b;
`ifdef SUPPORT_SHIFT
        `ASL_IMM8:      res <= shlo;
        `LSR_IMM8:      res <= shro;
`endif
        `ASL_ZPX,`ASL_ABS,`ASL_ABSX:    res <= {b,1'b0};
        `ROL_ZPX,`ROL_ABS,`ROL_ABSX:    res <= {b,cf};
        `LSR_ZPX,`LSR_ABS,`LSR_ABSX:    res <= {b[0],1'b0,b[31:1]};
        `ROR_ZPX,`ROR_ABS,`ROR_ABSX:    res <= {b[0],cf,b[31:1]};
        `INC_ZPX,`INC_ABS,`INC_ABSX:    res <= b + 32'd1;
        `DEC_ZPX,`DEC_ABS,`DEC_ABSX:    res <= b - 32'd1;
        `ORB_ZPX,`ORB_ABS,`ORB_ABSX:    res <= a | {24'h0,b8};
        `BMS_ZPX,`BMS_ABS,`BMS_ABSX:    res <= b | (32'b1 << acc[4:0]);
        `BMC_ZPX,`BMC_ABS,`BMC_ABSX:    res <= b & (~(32'b1 << acc[4:0]));
        `BMF_ZPX,`BMF_ABS,`BMF_ABSX:    res <= b ^ (32'b1 << acc[4:0]);
        `BMT_ZPX,`BMT_ABS,`BMT_ABSX:    res <= b & (32'b1 << acc[4:0]);
        `TRB_ZPX,`TRB_ABS:      res <= ~a & b;
        `TSB_ZPX,`TSB_ABS:      res <= a | b;
        `SPL_ABS,`SPL_ABSX:     res <= b;
        default:        res <= 33'd0;
        endcase
endmodule

Line No.	Rev	Author	Line
1	32	robfinch	`// ============================================================================`
2			`// __`
3			`// \\__/ o\ (C) 2013 Robert Finch, Stratford`
4			`// \ __ / All rights reserved.`
5			`// \/_// robfinch<remove>@opencores.org`
6			`// \|\|`
7			`//`
8			`// This source file is free software: you can redistribute it and/or modify`
9			`// it under the terms of the GNU Lesser General Public License as published`
10			`// by the Free Software Foundation, either version 3 of the License, or`
11			`// (at your option) any later version.`
12			`//`
13			`// This source file is distributed in the hope that it will be useful,`
14			`// but WITHOUT ANY WARRANTY; without even the implied warranty of`
15			`// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the`
16			`// GNU General Public License for more details.`
17			`//`
18			`// You should have received a copy of the GNU General Public License`
19			`// along with this program. If not, see <http://www.gnu.org/licenses/>.`
20			`//`
21			`// ============================================================================`
22			`//`
23			`include "rtf65002_defines.v"
24
25			`module rtf65002_alu(clk, state, resin, pg2, ir, acc, x, y, isp, rfoa, rfob, a, b, b8, Rt,`
26			`icacheOn, dcacheOn, write_allocate, prod, tick, lfsr, abs8, vbr, nmoi,`
27			`derr_address, history_buf, spage, sp, df, cf,`
28			`res);`
29			`input clk;`
30			`input [5:0] state;`
31			`input [32:0] resin;`
32			`input pg2;`
33			`input [63:0] ir;`
34			`input [31:0] acc;`
35			`input [31:0] x;`
36			`input [31:0] y;`
37			`input [31:0] isp;`
38			`input [31:0] rfoa;`
39			`input [31:0] rfob;`
40			`input [31:0] a;`
41			`input [31:0] b;`
42			`input [7:0] b8;`
43			`input [3:0] Rt;`
44			`input icacheOn;`
45			`input dcacheOn;`
46			`input write_allocate;`
47			`input [63:0] prod;`
48			`input [31:0] tick;`
49			`input [31:0] lfsr;`
50			`input [31:0] abs8;`
51			`input [31:0] vbr;`
52			`input nmoi;`
53			`input [31:0] derr_address;`
54			`input [31:0] history_buf;`
55			`input [31:0] spage;`
56	38	robfinch	`input [15:0] sp;`
57	32	robfinch	`input df;`
58			`input cf;`
59			`output reg [32:0] res;`
60
61			`ifdef SUPPORT_SHIFT
62			`wire [31:0] shlo = a << b[4:0];`
63			`wire [31:0] shro = a >> b[4:0];`
64			`else
65			`wire [31:0] shlo = 32'd0;`
66			`wire [31:0] shro = 32'd0;`
67			`endif
68
69			`always @*`
70			`case({pg2,ir[7:0]})`
71			`DEX: res <= x - 32'd1;
72			`INX: res <= x + 32'd1;
73			`DEY,`MVP: res <= y - 32'd1;
74			`INY: res <= y + 32'd1;
75			`STS,`MVN,`CMPS: res <= y + 32'd1;
76			`DEA: res <= acc - 32'd1;
77			`INA: res <= acc + 32'd1;
78			`TSX,`TSA: res <= isp;
79			`TXS,`TXA,`TXY: res <= x;
80			`TAX,`TAY,`TAS: res <= acc;
81			`TYA,`TYX: res <= y;
82			`TRS: res <= rfoa;
83			`TSR: begin
84			`case(ir[11:8])`
85			`4'h0:`
86			`begin`
87			`ifdef SUPPORT_ICACHE
88			`res[0] <= icacheOn;`
89			`endif
90			`ifdef SUPPORT_DCACHE
91			`res[1] <= dcacheOn;`
92			`res[2] <= write_allocate;`
93			`endif
94			`res[32:3] <= 30'd0;`
95			`end`
96			`4'h2: res <= prod[31:0];`
97			`4'h3: res <= prod[63:32];`
98			`4'h4: res <= tick;`
99			`4'h5: res <= lfsr;`
100			`4'd7: res <= abs8;`
101			`4'h8: res <= {vbr[31:1],nmoi};`
102			`4'h9: res <= derr_address;`
103	35	robfinch	`ifdef DEBUG
104	32	robfinch	`4'hA: res <= history_buf;`
105	35	robfinch	`endif
106	38	robfinch	`4'hE: res <= {spage[31:16],sp};`
107	32	robfinch	`4'hF: res <= isp;`
108			`default: res <= 33'd0;`
109			`endcase`
110			`end`
111			`ASL_ACC: res <= {acc,1'b0};
112			`ROL_ACC: res <= {acc,cf};
113			`LSR_ACC: res <= {acc[0],1'b0,acc[31:1]};
114			`ROR_ACC: res <= {acc[0],cf,acc[31:1]};
115
116			`RR:
117			`begin`
118			`case(ir[23:20])`
119			`ADD_RR: res <= rfoa + rfob + {31'b0,df&cf};
120			`SUB_RR: res <= rfoa - rfob - {31'b0,df&~cf&\|ir[19:16]};
121			`AND_RR: res <= rfoa & rfob;
122			`OR_RR: res <= rfoa \| rfob;
123			`EOR_RR: res <= rfoa ^ rfob;
124			`ifdef SUPPORT_SHIFT
125			`ASL_RRR: res <= shlo;
126			`LSR_RRR: res <= shro;
127			`endif
128			`default: res <= 33'd0;`
129			`endcase`
130			`end`
131			`LD_RR: res <= rfoa;
132			`ASL_RR: res <= {rfoa,1'b0};
133			`ROL_RR: res <= {rfoa,cf};
134			`LSR_RR: res <= {rfoa[0],1'b0,rfoa[31:1]};
135			`ROR_RR: res <= {rfoa[0],cf,rfoa[31:1]};
136			`DEC_RR: res <= rfoa - 32'd1;
137			`INC_RR: res <= rfoa + 32'd1;
138	38	robfinch
139			`ADD_R: res <= rfoa + rfob + {31'b0,df&cf};
140			`SUB_R: res <= rfoa - rfob - {31'b0,df&~cf&\|ir[15:12]};
141			`AND_R: res <= rfoa & rfob;
142			`OR_R: res <= rfoa \| rfob;
143			`EOR_R: res <= rfoa ^ rfob;
144
145			`ADD_IMM4: res <= rfoa + {{28{ir[15]}},ir[15:12]} + {31'b0,df&cf};
146			`SUB_IMM4: res <= rfoa - {{28{ir[15]}},ir[15:12]} - {31'b0,df&~cf&\|ir[11:8]};
147			`OR_IMM4: res <= rfoa \| {{28{ir[15]}},ir[15:12]};
148			`AND_IMM4: res <= rfoa & {{28{ir[15]}},ir[15:12]};
149			`EOR_IMM4: res <= rfoa ^ {{28{ir[15]}},ir[15:12]};
150	32	robfinch
151			`ADD_IMM8: res <= rfoa + {{24{ir[23]}},ir[23:16]} + {31'b0,df&cf};
152			`SUB_IMM8: res <= rfoa - {{24{ir[23]}},ir[23:16]} - {31'b0,df&~cf&\|ir[15:12]};
153			`MUL_IMM8: res <= 33'd0;
154			`ifdef SUPPORT_DIVMOD
155			`DIV_IMM8: res <= 33'd0;
156			`MOD_IMM8: res <= 33'd0;
157			`endif
158			`OR_IMM8: res <= rfoa \| {{24{ir[23]}},ir[23:16]};
159			`AND_IMM8: res <= rfoa & {{24{ir[23]}},ir[23:16]};
160			`EOR_IMM8: res <= rfoa ^ {{24{ir[23]}},ir[23:16]};
161			`CMP_IMM8: res <= acc - {{24{ir[15]}},ir[15:8]};
162
163
164			`ADD_IMM16: res <= rfoa + {{16{ir[31]}},ir[31:16]} + {31'b0,df&cf};
165			`SUB_IMM16: res <= rfoa - {{16{ir[31]}},ir[31:16]} - {31'b0,df&~cf&\|ir[15:12]};
166			`MUL_IMM16: res <= 33'd0;
167			`ifdef SUPPORT_DIVMOD
168			`DIV_IMM16: res <= 33'd0;
169			`MOD_IMM16: res <= 33'd0;
170			`endif
171			`OR_IMM16: res <= rfoa \| {{16{ir[31]}},ir[31:16]};
172			`AND_IMM16:
173			`begin`
174			`res <= rfoa & {{16{ir[31]}},ir[31:16]};`
175			`$display("%h & %h", rfoa, {{16{ir[31]}},ir[31:16]});`
176			`end`
177			`EOR_IMM16: res <= rfoa ^ {{16{ir[31]}},ir[31:16]};
178
179			`ADD_IMM32: res <= rfoa + ir[47:16] + {31'b0,df&cf};
180			`SUB_IMM32: res <= rfoa - ir[47:16] - {31'b0,df&~cf&\|ir[15:12]};
181			`MUL_IMM16: res <= 33'd0;
182			`ifdef SUPPORT_DIVMOD
183			`DIV_IMM32: res <= 33'd0;
184			`MOD_IMM32: res <= 33'd0;
185			`endif
186			`OR_IMM32: res <= rfoa \| ir[47:16];
187			`AND_IMM32: res <= rfoa & ir[47:16];
188			`EOR_IMM32: res <= rfoa ^ ir[47:16];
189
190			`LDX_IMM32,`LDY_IMM32,`LDA_IMM32: res <= ir[39:8];
191			`LDX_IMM16,`LDA_IMM16: res <= {{16{ir[23]}},ir[23:8]};
192			`LDX_IMM8,`LDA_IMM8: res <= {{24{ir[15]}},ir[15:8]};
193
194			`SUB_SP8: res <= isp - {{24{ir[15]}},ir[15:8]};
195			`SUB_SP16: res <= isp - {{16{ir[23]}},ir[23:8]};
196			`SUB_SP32: res <= isp - ir[39:8];
197
198			`CPX_IMM32: res <= x - ir[39:8];
199			`CPY_IMM32: res <= y - ir[39:8];
200			`// The following results are available for CALC only after the DECODE/LOAD_MAC`
201			`// stage as the 'a' and 'b' side registers need to be loaded.`
202	38	robfinch	`ADD_ZPX,`ADD_IX,`ADD_IY,`ADD_ABS,`ADD_ABSX,`ADD_RIND,`ADD_DSP: res <= a + b + {31'b0,df&cf};
203			`SUB_ZPX,`SUB_IX,`SUB_IY,`SUB_ABS,`SUB_ABSX,`SUB_RIND,`SUB_DSP: res <= a - b - {31'b0,df&~cf&\|Rt}; // Also CMP
204			`AND_ZPX,`AND_IX,`AND_IY,`AND_ABS,`AND_ABSX,`AND_RIND,`AND_DSP: res <= a & b; // Also BIT
205			`OR_ZPX,`OR_IX,`OR_IY,`OR_ABS,`OR_ABSX,`OR_RIND,`OR_DSP: res <= a \| b; // Also LD
206			`EOR_ZPX,`EOR_IX,`EOR_IY,`EOR_ABS,`EOR_ABSX,`EOR_RIND,`EOR_DSP: res <= a ^ b;
207	32	robfinch	`LDX_ZPY,`LDX_ABS,`LDX_ABSY: res <= b;
208			`LDY_ZPX,`LDY_ABS,`LDY_ABSX: res <= b;
209			`CPX_ZPX,`CPX_ABS: res <= x - b;
210			`CPY_ZPX,`CPY_ABS: res <= y - b;
211			`ifdef SUPPORT_SHIFT
212			`ASL_IMM8: res <= shlo;
213			`LSR_IMM8: res <= shro;
214			`endif
215			`ASL_ZPX,`ASL_ABS,`ASL_ABSX: res <= {b,1'b0};
216			`ROL_ZPX,`ROL_ABS,`ROL_ABSX: res <= {b,cf};
217			`LSR_ZPX,`LSR_ABS,`LSR_ABSX: res <= {b[0],1'b0,b[31:1]};
218			`ROR_ZPX,`ROR_ABS,`ROR_ABSX: res <= {b[0],cf,b[31:1]};
219			`INC_ZPX,`INC_ABS,`INC_ABSX: res <= b + 32'd1;
220			`DEC_ZPX,`DEC_ABS,`DEC_ABSX: res <= b - 32'd1;
221			`ORB_ZPX,`ORB_ABS,`ORB_ABSX: res <= a \| {24'h0,b8};
222			`BMS_ZPX,`BMS_ABS,`BMS_ABSX: res <= b \| (32'b1 << acc[4:0]);
223			`BMC_ZPX,`BMC_ABS,`BMC_ABSX: res <= b & (~(32'b1 << acc[4:0]));
224			`BMF_ZPX,`BMF_ABS,`BMF_ABSX: res <= b ^ (32'b1 << acc[4:0]);
225			`BMT_ZPX,`BMT_ABS,`BMT_ABSX: res <= b & (32'b1 << acc[4:0]);
226	36	robfinch	`TRB_ZPX,`TRB_ABS: res <= ~a & b;
227			`TSB_ZPX,`TSB_ABS: res <= a \| b;
228	38	robfinch	`SPL_ABS,`SPL_ABSX: res <= b;
229	32	robfinch	`default: res <= 33'd0;`
230			`endcase`
231			`endmodule`

Browse

Tools

Subversion Repositories rtf65002

[/] [rtf65002/] [trunk/] [rtl/] [verilog/] [rtf65002_alu.v] - Blame information for rev 38