URL https://opencores.org/ocsvn/rtf65002/rtf65002/trunk

Subversion Repositories rtf65002

[/] [rtf65002/] [trunk/] [rtl/] [verilog/] [rtf65002d.v] - Blame information for rev 20

Go to most recent revision | Details | Compare with Previous | View Log


`timescale 1ns / 1ps
// ============================================================================
//        __
//   \\__/ o\    (C) 2013  Robert Finch, Stratford
//    \  __ /    All rights reserved.
//     \/_//     robfinch<remove>@opencores.org
//       ||
//
// rtf65002.v
//  - 32 bit CPU
//
// This source file is free software: you can redistribute it and/or modify 
// it under the terms of the GNU Lesser General Public License as published 
// by the Free Software Foundation, either version 3 of the License, or     
// (at your option) any later version.                                      
//                                                                          
// This source file is distributed in the hope that it will be useful,      
// but WITHOUT ANY WARRANTY; without even the implied warranty of           
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the            
// GNU General Public License for more details.                             
//                                                                          
// You should have received a copy of the GNU General Public License        
// along with this program.  If not, see <http://www.gnu.org/licenses/>.    
//                                                                          
// ============================================================================
//
`define TRUE            1'b1
`define FALSE           1'b0
 
`define RST_VECT        34'h3FFFFFFF8
`define NMI_VECT        34'h3FFFFFFF4
`define IRQ_VECT        34'h3FFFFFFF0
`define BRK_VECTNO      9'd0
`define SLP_VECTNO      9'd1
`define BYTE_NMI_VECT   34'h00000FFFA
`define BYTE_IRQ_VECT   34'h00000FFFE
 
`define BRK                     8'h00
`define RTI                     8'h40
`define RTS                     8'h60
`define PHP                     8'h08
`define CLC                     8'h18
`define PLP                     8'h28
`define SEC                     8'h38
`define PHA                     8'h48
`define CLI                     8'h58
`define PLA                     8'h68
`define SEI                     8'h78
`define DEY                     8'h88
`define TYA                     8'h98
`define TAY                     8'hA8
`define CLV                     8'hB8
`define INY                     8'hC8
`define CLD                     8'hD8
`define INX                     8'hE8
`define SED                     8'hF8
`define ROR_ACC         8'h6A
`define TXA                     8'h8A
`define TXS                     8'h9A
`define TAX                     8'hAA
`define TSX                     8'hBA
`define DEX                     8'hCA
`define NOP                     8'hEA
`define TXY                     8'h9B
`define TYX                     8'hBB
`define TAS                     8'h1B
`define TSA                     8'h3B
`define TRS                     8'h8B
`define TSR                     8'hAB
`define STP                     8'hDB
`define NAT                     8'hFB
`define EMM                     8'hFB
`define INA                     8'h1A
`define DEA                     8'h3A
 
`define RR                      8'h02
`define ADD_RR                  4'd0
`define SUB_RR                  4'd1
`define CMP_RR                  4'd2
`define AND_RR                  4'd3
`define EOR_RR                  4'd4
`define OR_RR                   4'd5
`define MUL_RR                  4'd8
`define MULS_RR                 4'd9
`define DIV_RR                  4'd10
`define DIVS_RR                 4'd11
`define MOD_RR                  4'd12
`define MODS_RR                 4'd13
`define ASL_RRR                 4'd14
`define LSR_RRR                 4'd15
`define LD_RR           8'h7B
 
`define ADD_IMM8        8'h65           // 8 bit operand
`define ADD_IMM16       8'h79           // 16 bit operand
`define ADD_IMM32       8'h69           // 32 bit operand
`define ADD_ZPX         8'h75           // there is no ZP mode, use R0 to syntheisze
`define ADD_IX          8'h61
`define ADD_IY          8'h71
`define ADD_ABS         8'h6D
`define ADD_ABSX        8'h7D
`define ADD_RIND        8'h72
 
`define SUB_IMM8        8'hE5
`define SUB_IMM16       8'hF9
`define SUB_IMM32       8'hE9
`define SUB_ZPX         8'hF5
`define SUB_IX          8'hE1
`define SUB_IY          8'hF1
`define SUB_ABS         8'hED
`define SUB_ABSX        8'hFD
`define SUB_RIND        8'hF2
 
// CMP = SUB r0,....
 
`define ADC_IMM         8'h69
`define ADC_ZP          8'h65
`define ADC_ZPX         8'h75
`define ADC_IX          8'h61
`define ADC_IY          8'h71
`define ADC_ABS         8'h6D
`define ADC_ABSX        8'h7D
`define ADC_ABSY        8'h79
`define ADC_I           8'h72
 
`define SBC_IMM         8'hE9
`define SBC_ZP          8'hE5
`define SBC_ZPX         8'hF5
`define SBC_IX          8'hE1
`define SBC_IY          8'hF1
`define SBC_ABS         8'hED
`define SBC_ABSX        8'hFD
`define SBC_ABSY        8'hF9
`define SBC_I           8'hF2
 
`define CMP_IMM8        8'hC5
`define CMP_IMM32       8'hC9
`define CMP_IMM         8'hC9
`define CMP_ZP          8'hC5
`define CMP_ZPX         8'hD5
`define CMP_IX          8'hC1
`define CMP_IY          8'hD1
`define CMP_ABS         8'hCD
`define CMP_ABSX        8'hDD
`define CMP_ABSY        8'hD9
`define CMP_I           8'hD2
 
 
`define LDA_IMM8        8'hA5
`define LDA_IMM16       8'hB9
`define LDA_IMM32       8'hA9
 
`define AND_IMM8        8'h25
`define AND_IMM16       8'h39
`define AND_IMM32       8'h29
`define AND_IMM         8'h29
`define AND_ZP          8'h25
`define AND_ZPX         8'h35
`define AND_IX          8'h21
`define AND_IY          8'h31
`define AND_ABS         8'h2D
`define AND_ABSX        8'h3D
`define AND_ABSY        8'h39
`define AND_RIND        8'h32
`define AND_I           8'h32
 
`define OR_IMM8         8'h05
`define OR_IMM16        8'h19
`define OR_IMM32        8'h09
`define OR_ZPX          8'h15
`define OR_IX           8'h01
`define OR_IY           8'h11
`define OR_ABS          8'h0D
`define OR_ABSX         8'h1D
`define OR_RIND         8'h12
 
`define ORA_IMM         8'h09
`define ORA_ZP          8'h05
`define ORA_ZPX         8'h15
`define ORA_IX          8'h01
`define ORA_IY          8'h11
`define ORA_ABS         8'h0D
`define ORA_ABSX        8'h1D
`define ORA_ABSY        8'h19
`define ORA_I           8'h12
 
`define EOR_IMM         8'h49
`define EOR_IMM8        8'h45
`define EOR_IMM16       8'h59
`define EOR_IMM32       8'h49
`define EOR_ZP          8'h45
`define EOR_ZPX         8'h55
`define EOR_IX          8'h41
`define EOR_IY          8'h51
`define EOR_ABS         8'h4D
`define EOR_ABSX        8'h5D
`define EOR_ABSY        8'h59
`define EOR_RIND        8'h52
`define EOR_I           8'h52
 
// LD is OR rt,r0,....
 
`define ST_ZPX          8'h95
`define ST_IX           8'h81
`define ST_IY           8'h91
`define ST_ABS          8'h8D
`define ST_ABSX         8'h9D
`define ST_RIND         8'h92
 
`define ORB_ZPX         8'hB5
`define ORB_IX          8'hA1
`define ORB_IY          8'hB1
`define ORB_ABS         8'hAD
`define ORB_ABSX        8'hBD
 
`define STB_ZPX         8'h74
`define STB_ABS         8'h9C
`define STB_ABSX        8'h9E
 
 
//`define LDB_RIND      8'hB2   // Conflict with LDX #imm16
 
`define LDA_IMM         8'hA9
`define LDA_ZP          8'hA5
`define LDA_ZPX         8'hB5
`define LDA_IX          8'hA1
`define LDA_IY          8'hB1
`define LDA_ABS         8'hAD
`define LDA_ABSX        8'hBD
`define LDA_ABSY        8'hB9
`define LDA_I           8'hB2
 
`define STA_ZP          8'h85
`define STA_ZPX         8'h95
`define STA_IX          8'h81
`define STA_IY          8'h91
`define STA_ABS         8'h8D
`define STA_ABSX        8'h9D
`define STA_ABSY        8'h99
`define STA_I           8'h92
 
`define ASL_IMM8        8'h24
`define ASL_ACC         8'h0A
`define ASL_ZP          8'h06
`define ASL_RR          8'h06
`define ASL_ZPX         8'h16
`define ASL_ABS         8'h0E
`define ASL_ABSX        8'h1E
 
`define ROL_ACC         8'h2A
`define ROL_ZP          8'h26
`define ROL_RR          8'h26
`define ROL_ZPX         8'h36
`define ROL_ABS         8'h2E
`define ROL_ABSX        8'h3E
 
`define LSR_IMM8        8'h34
`define LSR_ACC         8'h4A
`define LSR_ZP          8'h46
`define LSR_RR          8'h46
`define LSR_ZPX         8'h56
`define LSR_ABS         8'h4E
`define LSR_ABSX        8'h5E
 
`define ROR_RR          8'h66
`define ROR_ZP          8'h66
`define ROR_ZPX         8'h76
`define ROR_ABS         8'h6E
`define ROR_ABSX        8'h7E
 
`define DEC_RR          8'hC6
`define DEC_ZP          8'hC6
`define DEC_ZPX         8'hD6
`define DEC_ABS         8'hCE
`define DEC_ABSX        8'hDE
`define INC_RR          8'hE6
`define INC_ZP          8'hE6
`define INC_ZPX         8'hF6
`define INC_ABS         8'hEE
`define INC_ABSX        8'hFE
 
`define BIT_IMM         8'h89
`define BIT_ZP          8'h24
`define BIT_ZPX         8'h34
`define BIT_ABS         8'h2C
`define BIT_ABSX        8'h3C
 
// CMP = SUB r0,...
// BIT = AND r0,...
`define BPL                     8'h10
`define BVC                     8'h50
`define BCC                     8'h90
`define BNE                     8'hD0
`define BMI                     8'h30
`define BVS                     8'h70
`define BCS                     8'hB0
`define BEQ                     8'hF0
`define BRL                     8'h82
`define BRA                     8'h80
 
`define JML                     8'h5C
`define JMP                     8'h4C
`define JMP_IND         8'h6C
`define JMP_INDX        8'h7C
`define JMP_RIND        8'hD2
`define JSR                     8'h20
`define JSL                     8'h22
`define JSR_INDX        8'hFC
`define JSR_RIND        8'hC2
`define RTS                     8'h60
`define RTL                     8'h6B
`define BSR                     8'h62
`define NOP                     8'hEA
 
`define BRK                     8'h00
`define PLX                     8'hFA
`define PLY                     8'h7A
`define PHX                     8'hDA
`define PHY                     8'h5A
`define WAI                     8'hCB
`define PUSH            8'h0B
`define POP                     8'h2B
 
`define LDX_IMM         8'hA2
`define LDX_ZP          8'hA6
`define LDX_ZPX         8'hB6
`define LDX_ZPY         8'hB6
`define LDX_ABS         8'hAE
`define LDX_ABSY        8'hBE
 
`define LDX_IMM32       8'hA2
`define LDX_IMM16       8'hB2
`define LDX_IMM8        8'hA6
 
`define LDY_IMM         8'hA0
`define LDY_ZP          8'hA4
`define LDY_ZPX         8'hB4
`define LDY_IMM32       8'hA0
`define LDY_ABS         8'hAC
`define LDY_ABSX        8'hBC
 
`define STX_ZP          8'h86
`define STX_ZPX         8'h96
`define STX_ZPY         8'h96
`define STX_ABS         8'h8E
 
`define STY_ZP          8'h84
`define STY_ZPX         8'h94
`define STY_ABS         8'h8C
 
`define STZ_ZP          8'h64
`define STZ_ZPX         8'h74
`define STZ_ABS         8'h9C
`define STZ_ABSX        8'h9E
 
`define CPX_IMM         8'hE0
`define CPX_IMM32       8'hE0
`define CPX_ZP          8'hE4
`define CPX_ZPX         8'hE4
`define CPX_ABS         8'hEC
`define CPY_IMM         8'hC0
`define CPY_IMM32       8'hC0
`define CPY_ZP          8'hC4
`define CPY_ZPX         8'hC4
`define CPY_ABS         8'hCC
 
`define TRB_ZP          8'h14
`define TRB_ZPX         8'h14
`define TRB_ABS         8'h1C
`define TSB_ZP          8'h04
`define TSB_ZPX         8'h04
`define TSB_ABS         8'h0C
 
`define BAZ                     8'hC1
`define BXZ                     8'hD1
`define BEQ_RR          8'hE2
 
module icachemem(wclk, wr, adr, dat, rclk, pc, insn);
input wclk;
input wr;
input [33:0] adr;
input [31:0] dat;
input rclk;
input [31:0] pc;
output reg [55:0] insn;
 
wire [63:0] insn0;
wire [63:0] insn1;
wire [31:0] pcp8 = pc + 32'd8;
reg [31:0] rpc;
 
always @(posedge rclk)
        rpc <= pc;
 
// memL and memH combined allow a 64 bit read
syncRam2kx32_1rw1r ramL0
(
        .wrst(1'b0),
        .wclk(wclk),
        .wce(~adr[2]),
        .we(wr),
        .wsel(4'hF),
        .wadr(adr[13:3]),
        .i(dat),
        .wo(),
        .rrst(1'b0),
        .rclk(rclk),
        .rce(1'b1),
        .radr(pc[13:3]),
        .o(insn0[31:0])
);
 
syncRam2kx32_1rw1r ramH0
(
        .wrst(1'b0),
        .wclk(wclk),
        .wce(adr[2]),
        .we(wr),
        .wsel(4'hF),
        .wadr(adr[13:3]),
        .i(dat),
        .wo(),
        .rrst(1'b0),
        .rclk(rclk),
        .rce(1'b1),
        .radr(pc[13:3]),
        .o(insn0[63:32])
);
 
syncRam2kx32_1rw1r ramL1
(
        .wrst(1'b0),
        .wclk(wclk),
        .wce(~adr[2]),
        .we(wr),
        .wsel(4'hF),
        .wadr(adr[13:3]),
        .i(dat),
        .wo(),
        .rrst(1'b0),
        .rclk(rclk),
        .rce(1'b1),
        .radr(pcp8[13:3]),
        .o(insn1[31:0])
);
 
syncRam2kx32_1rw1r ramH1
(
        .wrst(1'b0),
        .wclk(wclk),
        .wce(adr[2]),
        .we(wr),
        .wsel(4'hF),
        .wadr(adr[13:3]),
        .i(dat),
        .wo(),
        .rrst(1'b0),
        .rclk(rclk),
        .rce(1'b1),
        .radr(pcp8[13:3]),
        .o(insn1[63:32])
);
 
always @(rpc or insn0 or insn1)
case(rpc[2:0])
3'd0:   insn <= insn0[55:0];
3'd1:   insn <= insn0[63:8];
3'd2:   insn <= {insn1[7:0],insn0[63:16]};
3'd3:   insn <= {insn1[15:0],insn0[63:24]};
3'd4:   insn <= {insn1[23:0],insn0[63:32]};
3'd5:   insn <= {insn1[31:0],insn0[63:40]};
3'd6:   insn <= {insn1[39:0],insn0[63:48]};
3'd7:   insn <= {insn1[47:0],insn0[63:56]};
endcase
endmodule
 
module tagmem(wclk, wr, adr, rclk, pc, hit0, hit1);
input wclk;
input wr;
input [33:0] adr;
input rclk;
input [31:0] pc;
output hit0;
output hit1;
 
wire [31:0] pcp8 = pc + 32'd8;
wire [31:0] tag0;
wire [31:0] tag1;
reg [31:0] rpc;
reg [31:0] rpcp8;
 
always @(posedge rclk)
        rpc <= pc;
always @(posedge rclk)
        rpcp8 <= pcp8;
 
syncRam1kx32_1rw1r ram0 (
        .wrst(1'b0),
        .wclk(wclk),
        .wce(adr[3:2]==2'b11),
        .we(wr),
        .wsel(4'hF),
        .wadr(adr[13:4]),
        .i(adr[31:0]),
        .wo(),
 
        .rrst(1'b0),
        .rclk(rclk),
        .rce(1'b1),
        .radr(pc[13:4]),
        .o(tag0)
);
 
syncRam1kx32_1rw1r ram1 (
        .wrst(1'b0),
        .wclk(wclk),
        .wce(adr[3:2]==2'b11),
        .we(wr),
        .wsel(4'hF),
        .wadr(adr[13:4]),
        .i(adr[31:0]),
        .wo(),
 
        .rrst(1'b0),
        .rclk(rclk),
        .rce(1'b1),
        .radr(pcp8[13:4]),
        .o(tag1)
);
 
assign hit0 = tag0[31:14]==rpc[31:14] && tag0[0];
assign hit1 = tag1[31:14]==rpcp8[31:14] && tag1[0];
 
endmodule
 
module dcachemem(wclk, wr, sel, wadr, wdat, rclk, radr, rdat);
input wclk;
input wr;
input [3:0] sel;
input [31:0] wadr;
input [31:0] wdat;
input rclk;
input [31:0] radr;
output [31:0] rdat;
 
syncRam2kx32_1rw1r ram0 (
        .wrst(1'b0),
        .wclk(wclk),
        .wce(1'b1),
        .we(wr),
        .wsel(sel),
        .wadr(wadr[10:0]),
        .i(wdat),
        .wo(),
        .rrst(1'b0),
        .rclk(rclk),
        .rce(1'b1),
        .radr(radr[10:0]),
        .o(rdat)
);
 
endmodule
 
module dtagmem(wclk, wr, wadr, rclk, radr, hit);
input wclk;
input wr;
input [31:0] wadr;
input rclk;
input [31:0] radr;
output hit;
 
reg [31:0] rradr;
wire [31:0] tag;
 
syncRam512x32_1rw1r u1
        (
                .wrst(1'b0),
                .wclk(wclk),
                .wce(wadr[1:0]==2'b11),
                .we(wr),
                .wadr(wadr[10:2]),
                .i(wadr),
                .wo(),
                .rrst(1'b0),
                .rclk(rclk),
                .rce(1'b1),
                .radr(radr[10:2]),
                .o(tag)
        );
 
 
always @(rclk)
        rradr <= radr;
 
assign hit = tag[31:11]==rradr[31:11];
 
endmodule
 
module overflow(op, a, b, s, v);
 
input op;       // 0=add,1=sub
input a;
input b;
input s;        // sum
output v;
 
// Overflow:
// Add: the signs of the inputs are the same, and the sign of the
// sum is different
// Sub: the signs of the inputs are different, and the sign of
// the sum is the same as B
assign v = (op ^ s ^ b) & (~op ^ a ^ b);
 
endmodule
 
 
module rtf65002d(rst_i, clk_i, nmi_i, irq_i, irq_vect, bte_o, cti_o, bl_o, lock_o, cyc_o, stb_o, ack_i, we_o, sel_o, adr_o, dat_i, dat_o);
parameter IDLE = 3'd0;
parameter LOAD_DCACHE = 3'd1;
parameter LOAD_ICACHE = 3'd2;
parameter LOAD_IBUF1 = 3'd3;
parameter LOAD_IBUF2 = 3'd4;
parameter LOAD_IBUF3 = 3'd5;
parameter RESET1 = 7'd0;
parameter IFETCH = 7'd1;
parameter JMP_IND1 = 7'd2;
parameter JMP_IND2 = 7'd3;
parameter DECODE = 7'd4;
parameter STORE1 = 7'd5;
parameter STORE2 = 7'd6;
parameter LOAD1 = 7'd7;
parameter LOAD2 = 7'd8;
parameter IRQ1 = 7'd9;
parameter IRQ2 = 7'd10;
parameter IRQ3 = 7'd11;
parameter CALC = 7'd12;
parameter JSR1 = 7'd13;
parameter JSR_INDX1 = 7'd14;
parameter JSR161 = 7'd15;
parameter RTS1 = 7'd16;
parameter RTS2 = 7'd17;
parameter IX1 = 7'd18;
parameter IX2 = 7'd19;
parameter IX3 = 7'd20;
parameter IX4 = 7'd21;
parameter IY1 = 7'd22;
parameter IY2 = 7'd23;
parameter IY3 = 7'd24;
parameter PHP1 = 7'd27;
parameter PLP1 = 7'd28;
parameter PLP2 = 7'd29;
parameter PLA1 = 7'd30;
parameter PLA2 = 7'd31;
parameter BSR1 = 7'd32;
parameter BYTE_IX1 = 7'd33;
parameter BYTE_IX2 = 7'd34;
parameter BYTE_IX3 = 7'd35;
parameter BYTE_IX4 = 7'd36;
parameter BYTE_IX5 = 7'd37;
parameter BYTE_IY1 = 7'd38;
parameter BYTE_IY2 = 7'd39;
parameter BYTE_IY3 = 7'd40;
parameter BYTE_IY4 = 7'd41;
parameter BYTE_IY5 = 7'd42;
parameter RTS3 = 7'd43;
parameter RTS4 = 7'd44;
parameter RTS5 = 7'd45;
parameter BYTE_JSR1 = 7'd46;
parameter BYTE_JSR2 = 7'd47;
parameter BYTE_JSR3 = 7'd48;
parameter BYTE_IRQ1 = 7'd49;
parameter BYTE_IRQ2 = 7'd50;
parameter BYTE_IRQ3 = 7'd51;
parameter BYTE_IRQ4 = 7'd52;
parameter BYTE_IRQ5 = 7'd53;
parameter BYTE_IRQ6 = 7'd54;
parameter BYTE_IRQ7 = 7'd55;
parameter BYTE_IRQ8 = 7'd56;
parameter BYTE_IRQ9 = 7'd57;
parameter BYTE_JMP_IND1 = 7'd58;
parameter BYTE_JMP_IND2 = 7'd59;
parameter BYTE_JMP_IND3 = 7'd60;
parameter BYTE_JMP_IND4 = 7'd61;
parameter BYTE_JSR_INDX1 = 7'd62;
parameter BYTE_JSR_INDX2 = 7'd63;
parameter BYTE_JSR_INDX3 = 7'd64;
parameter RTI1 = 7'd65;
parameter RTI2 = 7'd66;
parameter RTI3 = 7'd67;
parameter RTI4 = 7'd68;
parameter BYTE_RTS1 = 7'd69;
parameter BYTE_RTS2 = 7'd70;
parameter BYTE_RTS3 = 7'd71;
parameter BYTE_RTS4 = 7'd72;
parameter BYTE_RTS5 = 7'd73;
parameter BYTE_RTS6 = 7'd74;
parameter BYTE_RTS7 = 7'd75;
parameter BYTE_RTS8 = 7'd76;
parameter BYTE_RTS9 = 7'd77;
parameter BYTE_RTI1 = 7'd78;
parameter BYTE_RTI2 = 7'd79;
parameter BYTE_RTI3 = 7'd80;
parameter BYTE_RTI4 = 7'd81;
parameter BYTE_RTI5 = 7'd82;
parameter BYTE_RTI6 = 7'd83;
parameter BYTE_RTI7 = 7'd84;
parameter BYTE_RTI8 = 7'd85;
parameter BYTE_RTI9 = 7'd86;
parameter BYTE_RTI10 = 7'd87;
parameter BYTE_JSL1 = 7'd88;
parameter BYTE_JSL2 = 7'd89;
parameter BYTE_JSL3 = 7'd90;
parameter BYTE_JSL4 = 7'd91;
parameter BYTE_JSL5 = 7'd92;
parameter BYTE_JSL6 = 7'd93;
parameter BYTE_JSL7 = 7'd94;
parameter BYTE_PLP1 = 7'd95;
parameter BYTE_PLP2 = 7'd96;
parameter BYTE_PLA1 = 7'd97;
parameter BYTE_PLA2 = 7'd98;
parameter WAIT_DHIT = 7'd99;
parameter RESET2 = 7'd100;
parameter MULDIV1 = 7'd101;
parameter MULDIV2 = 7'd102;
parameter BYTE_DECODE = 7'd103;
parameter BYTE_CALC = 7'd104;
 
input rst_i;
input clk_i;
input nmi_i;
input irq_i;
input [8:0] irq_vect;
output reg [1:0] bte_o;
output reg [2:0] cti_o;
output reg [5:0] bl_o;
output reg lock_o;
output reg cyc_o;
output reg stb_o;
input ack_i;
output reg we_o;
output reg [3:0] sel_o;
output reg [33:0] adr_o;
input [31:0] dat_i;
output reg [31:0] dat_o;
 
reg [6:0] state;
reg [6:0] retstate;
reg [2:0] cstate;
wire [55:0] insn;
reg [55:0] ibuf;
reg [31:0] bufadr;
 
reg cf,nf,zf,vf,bf,im,df,em;
reg em1;
reg gie;
reg nmoi;       // native mode on interrupt
wire [31:0] sr = {nf,vf,em,24'b0,bf,df,im,zf,cf};
wire [7:0] sr8 = {nf,vf,1'b0,bf,df,im,zf,cf};
reg nmi1,nmi_edge;
reg wai;
reg [31:0] acc;
reg [31:0] x;
reg [31:0] y;
reg [7:0] sp;
reg [31:0] spage;        // stack page
wire [7:0] acc8 = acc[7:0];
wire [7:0] x8 = x[7:0];
wire [7:0] y8 = y[7:0];
reg [31:0] isp;          // interrupt stack pointer
wire [63:0] prod;
wire [31:0] q,r;
reg [31:0] tick;
wire [7:0] sp_dec = sp - 8'd1;
wire [7:0] sp_inc = sp + 8'd1;
wire [31:0] isp_dec = isp - 32'd1;
wire [31:0] isp_inc = isp + 32'd1;
reg [31:0] pc;
wire [31:0] pcp1 = pc + 32'd1;
wire [31:0] pcp2 = pc + 32'd2;
wire [31:0] pcp3 = pc + 32'd3;
wire [31:0] pcp4 = pc + 32'd4;
wire [31:0] pcp8 = pc + 32'd8;
reg [31:0] dp;           // 32 bit mode direct page register
reg [31:0] dp8;          // 8 bit mode direct page register
reg [31:0] abs8; // 8 bit mode absolute address register
reg [31:0] vbr;          // vector table base register
wire bhit=pc==bufadr;
reg [31:0] regfile [15:0];
reg [55:0] ir;
wire [3:0] Ra = ir[11:8];
wire [3:0] Rb = ir[15:12];
reg [31:0] rfoa;
reg [31:0] rfob;
always @(Ra or x or y or acc)
case(Ra)
4'h0:   rfoa <= 32'd0;
4'h1:   rfoa <= acc;
4'h2:   rfoa <= x;
4'h3:   rfoa <= y;
default:        rfoa <= regfile[Ra];
endcase
always @(Rb or x or y or acc)
case(Rb)
4'h0:   rfob <= 32'd0;
4'h1:   rfob <= acc;
4'h2:   rfob <= x;
4'h3:   rfob <= y;
default:        rfob <= regfile[Rb];
endcase
reg [3:0] Rt;
reg [33:0] ea;
reg first_ifetch;
reg [31:0] lfsr;
wire lfsr_fb;
xnor(lfsr_fb,lfsr[0],lfsr[1],lfsr[21],lfsr[31]);
reg [31:0] a, b;
wire [31:0] shlo = a << b[4:0];
wire [31:0] shro = a >> b[4:0];
reg [7:0] b8;
reg [32:0] res;
reg [8:0] res8;
wire resv8,resv32;
wire resc8 = res8[8];
wire resc32 = res[32];
wire resz8 = res8[7:0]==8'h00;
wire resz32 = res[31:0]==32'd0;
wire resn8 = res8[7];
wire resn32 = res[31];
wire resn = em ? res8[7] : res[31];
wire resz = em ? res8[7:0]==8'h00 : res[31:0]==32'd0;
wire resc = em ? res8[8] : res[32];
wire resv = em ? resv8 : resv32;
 
reg [31:0] vect;
reg [31:0] ia;                   // temporary reg to hold indirect address
wire [31:0] iapy8 = abs8 + ia + y[7:0];
reg isInsnCacheLoad;
reg isDataCacheLoad;
reg isCacheReset;
wire hit0,hit1;
wire dhit;
reg write_allocate;
reg wr;
reg [3:0] wrsel;
reg [31:0] radr;
reg [1:0] radr2LSB;
wire [33:0] radr34 = {radr,radr2LSB};
wire [33:0] radr34p1 = radr34 + 34'd1;
reg [31:0] wadr;
reg [1:0] wadr2LSB;
reg [31:0] wdat;
wire [31:0] rdat;
reg imiss;
reg dmiss;
reg icacheOn,dcacheOn;
wire unCachedData = radr[31:20]==12'hFFD || !dcacheOn;  // I/O area is uncached
wire unCachedInsn = pc[31:13]==19'h0 || !icacheOn;              // The lowest 8kB is uncached.
 
wire isSub = ir[7:0]==`SUB_ZPX || ir[7:0]==`SUB_IX || ir[7:0]==`SUB_IY ||
                         ir[7:0]==`SUB_ABS || ir[7:0]==`SUB_ABSX || ir[7:0]==`SUB_IMM8 || ir[7:0]==`SUB_IMM16 || ir[7:0]==`SUB_IMM32;
wire isSub8 = ir[7:0]==`SBC_ZP || ir[7:0]==`SBC_ZPX || ir[7:0]==`SBC_IX || ir[7:0]==`SBC_IY || ir[7:0]==`SBC_I ||
                         ir[7:0]==`SBC_ABS || ir[7:0]==`SBC_ABSX || ir[7:0]==`SBC_ABSY || ir[7:0]==`SBC_IMM;
wire isCmp = ir[7:0]==`CPX_ZPX || ir[7:0]==`CPX_ABS || ir[7:0]==`CPX_IMM32 ||
                         ir[7:0]==`CPY_ZPX || ir[7:0]==`CPY_ABS || ir[7:0]==`CPY_IMM32;
wire isRMW32 =
                         ir[7:0]==`ASL_ZPX || ir[7:0]==`ROL_ZPX || ir[7:0]==`LSR_ZPX || ir[7:0]==`ROR_ZPX || ir[7:0]==`INC_ZPX || ir[7:0]==`DEC_ZPX ||
                         ir[7:0]==`ASL_ABS || ir[7:0]==`ROL_ABS || ir[7:0]==`LSR_ABS || ir[7:0]==`ROR_ABS || ir[7:0]==`INC_ABS || ir[7:0]==`DEC_ABS ||
                         ir[7:0]==`ASL_ABSX || ir[7:0]==`ROL_ABSX || ir[7:0]==`LSR_ABSX || ir[7:0]==`ROR_ABSX || ir[7:0]==`INC_ABSX || ir[7:0]==`DEC_ABSX ||
                         ir[7:0]==`TRB_ZP || ir[7:0]==`TRB_ZPX || ir[7:0]==`TRB_ABS || ir[7:0]==`TSB_ZP || ir[7:0]==`TSB_ZPX || ir[7:0]==`TSB_ABS;
                         ;
wire isRMW8 =
                         ir[7:0]==`ASL_ZP || ir[7:0]==`ROL_ZP || ir[7:0]==`LSR_ZP || ir[7:0]==`ROR_ZP || ir[7:0]==`INC_ZP || ir[7:0]==`DEC_ZP ||
                         ir[7:0]==`ASL_ZPX || ir[7:0]==`ROL_ZPX || ir[7:0]==`LSR_ZPX || ir[7:0]==`ROR_ZPX || ir[7:0]==`INC_ZPX || ir[7:0]==`DEC_ZPX ||
                         ir[7:0]==`ASL_ABS || ir[7:0]==`ROL_ABS || ir[7:0]==`LSR_ABS || ir[7:0]==`ROR_ABS || ir[7:0]==`INC_ABS || ir[7:0]==`DEC_ABS ||
                         ir[7:0]==`ASL_ABSX || ir[7:0]==`ROL_ABSX || ir[7:0]==`LSR_ABSX || ir[7:0]==`ROR_ABSX || ir[7:0]==`INC_ABSX || ir[7:0]==`DEC_ABSX ||
                         ir[7:0]==`TRB_ZP || ir[7:0]==`TRB_ZPX || ir[7:0]==`TRB_ABS || ir[7:0]==`TSB_ZP || ir[7:0]==`TSB_ZPX || ir[7:0]==`TSB_ABS;
                         ;
wire isRMW = em ? isRMW8 : isRMW32;
wire isOrb = ir[7:0]==`ORB_ZPX || ir[7:0]==`ORB_IX || ir[7:0]==`ORB_IY || ir[7:0]==`ORB_ABS || ir[7:0]==`ORB_ABSX;
wire isStb = ir[7:0]==`STB_ZPX || ir[7:0]==`STB_ABS || ir[7:0]==`STB_ABSX;
 
wire ld_muldiv = state==DECODE && ir[7:0]==`RR;
wire md_done;
wire clk;
 
mult_div umd1
(
        .rst(rst),
        .clk(clk),
        .ld(ld_muldiv),
        .op(ir[23:20]),
        .a(rfoa),
        .b(rfob),
        .p(prod),
        .q(q),
        .r(r),
        .done(md_done)
);
 
icachemem icm0 (
        .wclk(clk),
        .wr(ack_i & isInsnCacheLoad),
        .adr(adr_o),
        .dat(dat_i),
        .rclk(~clk_i),
        .pc(pc),
        .insn(insn)
);
 
tagmem tgm0 (
        .wclk(clk),
        .wr((ack_i & isInsnCacheLoad)|isCacheReset),
        .adr({adr_o[31:1],!isCacheReset}),
        .rclk(~clk_i),
        .pc(pc),
        .hit0(hit0),
        .hit1(hit1)
);
 
wire ihit = (hit0 & hit1);//(pc[2:0] > 3'd1 ? hit1 : 1'b1));
 
dcachemem dcm0 (
        .wclk(clk),
        .wr(wr | (ack_i & isDataCacheLoad)),
        .sel(wr ? wrsel : sel_o),
        .wadr(wr ? wadr : adr_o[33:2]),
        .wdat(wr ? wdat : dat_i),
        .rclk(~clk_i),
        .radr(radr),
        .rdat(rdat)
);
 
dtagmem dtm0 (
        .wclk(clk),
        .wr(wr | (ack_i & isDataCacheLoad)),
        .wadr(wr ? wadr : adr_o[33:2]),
        .rclk(~clk_i),
        .radr(radr),
        .hit(dhit)
);
 
overflow uovr1 (
        .op(isSub),
        .a(a[31]),
        .b(b[31]),
        .s(res[31]),
        .v(resv32)
);
 
overflow uovr2 (
        .op(isSub8),
        .a(acc8[7]),
        .b(b8[7]),
        .s(res8[7]),
        .v(resv8)
);
 
wire [7:0] bcaio;
wire [7:0] bcao;
wire [7:0] bcsio;
wire [7:0] bcso;
wire bcaico,bcaco,bcsico,bcsco;
 
BCDAdd ubcdai1 (.ci(cf),.a(acc8),.b(ir[15:8]),.o(bcaio),.c(bcaico));
BCDAdd ubcda2 (.ci(cf),.a(acc8),.b(b8),.o(bcao),.c(bcaco));
BCDSub ubcdsi1 (.ci(cf),.a(acc8),.b(ir[15:8]),.o(bcsio),.c(bcsico));
BCDSub ubcds2 (.ci(cf),.a(acc8),.b(b8),.o(bcso),.c(bcsco));
 
reg [7:0] dati;
always @(radr2LSB or dat_i)
case(radr2LSB)
2'd0:   dati <= dat_i[7:0];
2'd1:   dati <= dat_i[15:8];
2'd2:   dati <= dat_i[23:16];
2'd3:   dati <= dat_i[31:24];
endcase
reg [7:0] rdat8;
always @(radr2LSB or rdat)
case(radr2LSB)
2'd0:   rdat8 <= rdat[7:0];
2'd1:   rdat8 <= rdat[15:8];
2'd2:   rdat8 <= rdat[23:16];
2'd3:   rdat8 <= rdat[31:24];
endcase
 
reg takb;
always @(ir or cf or vf or nf or zf)
case(ir[7:0])
`BEQ:   takb <= zf;
`BNE:   takb <= !zf;
`BPL:   takb <= !nf;
`BMI:   takb <= nf;
`BCS:   takb <= cf;
`BCC:   takb <= !cf;
`BVS:   takb <= vf;
`BVC:   takb <= !vf;
`BRA:   takb <= 1'b1;
`BRL:   takb <= 1'b1;
//`BAZ: takb <= acc8==8'h00;
//`BXZ: takb <= x8==8'h00;
default:        takb <= 1'b0;
endcase
 
wire [31:0] zpx_address = dp8 + ir[15:8] + x8;
wire [31:0] zpy_address = dp8 + ir[15:8] + y8;
wire [31:0] zp_address = dp8 + ir[15:8];
wire [31:0] abs_address = abs8 + {16'h0,ir[23:8]};
wire [31:0] absx_address = abs8 + {16'h0,ir[23:8] + {8'h0,x8}};
wire [31:0] absy_address = abs8 + {16'h0,ir[23:8] + {8'h0,y8}};
wire [31:0] zpx32xy_address = dp + ir[23:12] + rfoa;
wire [31:0] absx32xy_address = ir[47:16] + rfob;
wire [31:0] zpx32_address = dp + ir[31:20] + rfob;
wire [31:0] absx32_address = ir[55:24] + rfob;
 
//-----------------------------------------------------------------------------
// Clock control
// - reset or NMI reenables the clock
// - this circuit must be under the clk_i domain
//-----------------------------------------------------------------------------
//
reg cpu_clk_en;
reg clk_en;
BUFGCE u20 (.CE(cpu_clk_en), .I(clk_i), .O(clk) );
 
always @(posedge clk_i)
if (rst_i) begin
        cpu_clk_en <= 1'b1;
        nmi1 <= 1'b0;
end
else begin
        nmi1 <= nmi_i;
        if (nmi_i)
                cpu_clk_en <= 1'b1;
        else
                cpu_clk_en <= clk_en;
end
 
always @(posedge clk)
if (rst_i) begin
        bte_o <= 2'b00;
        cti_o <= 3'b000;
        bl_o <= 6'd0;
        cyc_o <= 1'b0;
        stb_o <= 1'b0;
        we_o <= 1'b0;
        sel_o <= 4'h0;
        adr_o <= 34'd0;
        dat_o <= 32'd0;
        nmi_edge <= 1'b0;
        wai <= 1'b0;
        first_ifetch <= `TRUE;
        wr <= 1'b0;
        em <= 1'b0;
        cf <= 1'b0;
        ir <= 56'hEAEAEAEAEAEAEA;
        imiss <= `FALSE;
        dmiss <= `FALSE;
        dcacheOn <= 1'b0;
        icacheOn <= 1'b1;
        write_allocate <= 1'b0;
        nmoi <= 1'b1;
        state <= RESET1;
        cstate <= IDLE;
        vect <= `RST_VECT;
        pc <= 32'hFFFFFFF0;
        spage <= 32'h00000100;
        bufadr <= 32'd0;
        dp <= 32'd0;
        dp8 <= 32'd0;
        abs8 <= 32'd0;
        clk_en <= 1'b1;
        isCacheReset <= `TRUE;
        gie <= 1'b0;
        tick <= 32'd0;
end
else begin
tick <= tick + 32'd1;
wr <= 1'b0;
if (nmi_i & !nmi1)
        nmi_edge <= 1'b1;
if (nmi_i|nmi1)
        clk_en <= 1'b1;
case(state)
RESET1:
        begin
                adr_o <= adr_o + 32'd4;
                if (adr_o[13:4]==10'h3FF) begin
                        state <= RESET2;
                        isCacheReset <= `FALSE;
                end
        end
RESET2:
        begin
                vect <= `RST_VECT;
                radr <= vect[31:2];
                state <= JMP_IND1;
        end
 
`include "ifetch.v"
`include "decode.v"
`include "byte_decode.v"
 
`include "load.v"
`include "store.v"
 
WAIT_DHIT:
        if (dhit)
                state <= retstate;
 
`include "byte_ix.v"
`include "byte_iy.v"
 
// Indirect and indirect X addressing mode eg. LDA ($12,x) : (zp)
IX1:
        if (unCachedData) begin
                cyc_o <= 1'b1;
                stb_o <= 1'b1;
                sel_o <= 4'hf;
                adr_o <= {radr,2'b00};
                state <= IX2;
        end
        else if (dhit) begin
                radr <= rdat;
                wadr <= rdat;
                wdat <= a;
                if (ir[7:0]==`ST_IX)
                        state <= STORE1;
                else
                        state <= LOAD1;
        end
        else
                dmiss <= `TRUE;
IX2:
        if (ack_i) begin
                cyc_o <= 1'b0;
                stb_o <= 1'b0;
                sel_o <= 4'h0;
                adr_o <= 34'h0;
                radr <= dat_i;
                wadr <= dat_i;          // for stores
                wdat <= a;
                if (ir[7:0]==`ST_IX)
                        state <= STORE1;
                else
                        state <= LOAD1;
        end
 
 
// Indirect Y addressing mode eg. LDA ($12),y
IY1:
        if (unCachedData) begin
                cyc_o <= 1'b1;
                stb_o <= 1'b1;
                sel_o <= 4'hf;
                adr_o <= {radr,2'b00};
                state <= IY2;
        end
        else if (dhit) begin
                radr <= rdat;
                state <= IY3;
        end
        else
                dmiss <= `TRUE;
IY2:
        if (ack_i) begin
                cyc_o <= 1'b0;
                stb_o <= 1'b0;
                sel_o <= 4'h0;
                adr_o <= 34'h0;
                radr <= dat_i;
                state <= IY3;
        end
IY3:
        begin
                radr <= radr + y;
                wadr <= radr + y;
                wdat <= a;
                if (ir[7:0]==`ST_IY)
                        state <= STORE1;
                else
                        state <= LOAD1;
        end
 
`include "byte_calc.v"
`include "calc.v"
`include "byte_jsr.v"
`include "byte_jsl.v"
 
JSR1:
        if (ack_i) begin
                state <= IFETCH;
                retstate <= IFETCH;
                cyc_o <= 1'b0;
                stb_o <= 1'b0;
                we_o <= 1'b0;
                sel_o <= 4'h0;
                adr_o <= 34'd0;
                dat_o <= 32'd0;
                pc <= vect;
                isp <= isp_dec;
                if (dhit) begin
                        wrsel <= sel_o;
                        wr <= 1'b1;
                end
                else if (write_allocate) begin
                        state <= WAIT_DHIT;
                        dmiss <= `TRUE;
                end
        end
 
JSR_INDX1:
        if (ack_i) begin
                state <= JMP_IND1;
                retstate <= JMP_IND1;
                cyc_o <= 1'b0;
                stb_o <= 1'b0;
                we_o <= 1'b0;
                sel_o <= 4'h0;
                adr_o <= 34'd0;
                dat_o <= 32'd0;
                radr <= ir[39:8] + x;
                isp <= isp_dec;
                if (dhit) begin
                        wrsel <= sel_o;
                        wr <= 1'b1;
                end
                else if (write_allocate) begin
                        dmiss <= `TRUE;
                        state <= WAIT_DHIT;
                end
        end
 
JSR161:
        if (ack_i) begin
                state <= IFETCH;
                retstate <= IFETCH;
                cyc_o <= 1'b0;
                stb_o <= 1'b0;
                we_o <= 1'b0;
                sel_o <= 4'h0;
                pc <= {{16{ir[23]}},ir[23:8]};
                isp <= isp_dec;
                if (dhit) begin
                        wrsel <= sel_o;
                        wr <= 1'b1;
                end
                else if (write_allocate) begin
                        state <= WAIT_DHIT;
                        dmiss <= `TRUE;
                end
        end
 
`include "byte_plp.v"
`include "byte_rts.v"
`include "byte_rti.v"
`include "rti.v"
`include "rts.v"
 
`include "php.v"
`include "plp.v"
`include "pla.v"
 
`include "byte_irq.v"
`include "byte_jmp_ind.v"
 
IRQ1:
        if (ack_i) begin
                state <= IRQ2;
                retstate <= IRQ2;
                cyc_o <= 1'b0;
                stb_o <= 1'b0;
                we_o <= 1'b0;
                sel_o <= 4'h0;
                isp <= isp_dec;
                if (dhit) begin
                        wrsel <= sel_o;
                        wr <= 1'b1;
                end
                else if (write_allocate) begin
                        state <= WAIT_DHIT;
                        dmiss <= `TRUE;
                end
        end
IRQ2:
        begin
                cyc_o <= 1'b1;
                stb_o <= 1'b1;
                we_o <= 1'b1;
                sel_o <= 4'hF;
                radr <= isp_dec;
                wadr <= isp_dec;
                wdat <= sr;
                adr_o <= {isp_dec,2'b00};
                dat_o <= sr;
                state <= IRQ3;
        end
IRQ3:
        if (ack_i) begin
                state <= JMP_IND1;
                retstate <= JMP_IND1;
                cyc_o <= 1'b0;
                stb_o <= 1'b0;
                we_o <= 1'b0;
                sel_o <= 4'h0;
                isp <= isp_dec;
                if (dhit) begin
                        wrsel <= sel_o;
                        wr <= 1'b1;
                end
                else if (write_allocate) begin
                        dmiss <= `TRUE;
                        state <= WAIT_DHIT;
                end
                radr <= vect[31:2];
                if (!bf)
                        im <= 1'b1;
                em <= 1'b0;                     // make sure we process in native mode; we might have been called up during emulation mode
        end
JMP_IND1:
        if (unCachedData) begin
                cyc_o <= 1'b1;
                stb_o <= 1'b1;
                sel_o <= 4'hF;
                adr_o <= {radr,2'b00};
                state <= JMP_IND2;
        end
        else if (dhit) begin
                pc <= rdat;
                state <= IFETCH;
        end
        else
                dmiss <= `TRUE;
JMP_IND2:
        if (ack_i) begin
                cyc_o <= 1'b0;
                stb_o <= 1'b0;
                sel_o <= 4'h0;
                adr_o <= 34'd0;
                pc <= dat_i;
                state <= IFETCH;
        end
MULDIV1:
        state <= MULDIV2;
MULDIV2:
        if (md_done) begin
                state <= IFETCH;
                case(ir[23:20])
                `MUL_RR:        begin res <= prod[31:0]; end
                `MULS_RR:       begin res <= prod[31:0]; end
                `DIV_RR:        begin res <= q; end
                `DIVS_RR:       begin res <= q; end
                `MOD_RR:        begin res <= r; end
                `MODS_RR:       begin res <= r; end
                endcase
        end
 
endcase
 
`include "cache_controller.v"
 
end
endmodule

Line No.	Rev	Author	Line
1	10	robfinch	`timescale 1ns / 1ps
2			`// ============================================================================`
3			`// __`
4			`// \\__/ o\ (C) 2013 Robert Finch, Stratford`
5			`// \ __ / All rights reserved.`
6			`// \/_// robfinch<remove>@opencores.org`
7			`// \|\|`
8			`//`
9			`// rtf65002.v`
10			`// - 32 bit CPU`
11			`//`
12			`// This source file is free software: you can redistribute it and/or modify`
13			`// it under the terms of the GNU Lesser General Public License as published`
14			`// by the Free Software Foundation, either version 3 of the License, or`
15			`// (at your option) any later version.`
16			`//`
17			`// This source file is distributed in the hope that it will be useful,`
18			`// but WITHOUT ANY WARRANTY; without even the implied warranty of`
19			`// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the`
20			`// GNU General Public License for more details.`
21			`//`
22			`// You should have received a copy of the GNU General Public License`
23			`// along with this program. If not, see <http://www.gnu.org/licenses/>.`
24			`//`
25			`// ============================================================================`
26			`//`
27	5	robfinch	`define TRUE 1'b1
28			`define FALSE 1'b0
29
30			`define RST_VECT 34'h3FFFFFFF8
31			`define NMI_VECT 34'h3FFFFFFF4
32			`define IRQ_VECT 34'h3FFFFFFF0
33	13	robfinch	`define BRK_VECTNO 9'd0
34			`define SLP_VECTNO 9'd1
35	5	robfinch	`define BYTE_NMI_VECT 34'h00000FFFA
36			`define BYTE_IRQ_VECT 34'h00000FFFE
37
38			`define BRK 8'h00
39			`define RTI 8'h40
40			`define RTS 8'h60
41			`define PHP 8'h08
42			`define CLC 8'h18
43			`define PLP 8'h28
44			`define SEC 8'h38
45			`define PHA 8'h48
46			`define CLI 8'h58
47			`define PLA 8'h68
48			`define SEI 8'h78
49			`define DEY 8'h88
50			`define TYA 8'h98
51			`define TAY 8'hA8
52			`define CLV 8'hB8
53			`define INY 8'hC8
54			`define CLD 8'hD8
55			`define INX 8'hE8
56			`define SED 8'hF8
57			`define ROR_ACC 8'h6A
58			`define TXA 8'h8A
59			`define TXS 8'h9A
60			`define TAX 8'hAA
61			`define TSX 8'hBA
62			`define DEX 8'hCA
63			`define NOP 8'hEA
64			`define TXY 8'h9B
65			`define TYX 8'hBB
66			`define TAS 8'h1B
67			`define TSA 8'h3B
68			`define TRS 8'h8B
69			`define TSR 8'hAB
70			`define STP 8'hDB
71			`define NAT 8'hFB
72			`define EMM 8'hFB
73			`define INA 8'h1A
74			`define DEA 8'h3A
75
76			`define RR 8'h02
77	12	robfinch	`define ADD_RR 4'd0
78			`define SUB_RR 4'd1
79			`define CMP_RR 4'd2
80			`define AND_RR 4'd3
81			`define EOR_RR 4'd4
82			`define OR_RR 4'd5
83			`define MUL_RR 4'd8
84			`define MULS_RR 4'd9
85			`define DIV_RR 4'd10
86			`define DIVS_RR 4'd11
87			`define MOD_RR 4'd12
88			`define MODS_RR 4'd13
89	19	robfinch	`define ASL_RRR 4'd14
90			`define LSR_RRR 4'd15
91	12	robfinch	`define LD_RR 8'h7B
92	5	robfinch
93			`define ADD_IMM8 8'h65 // 8 bit operand
94			`define ADD_IMM16 8'h79 // 16 bit operand
95			`define ADD_IMM32 8'h69 // 32 bit operand
96			`define ADD_ZPX 8'h75 // there is no ZP mode, use R0 to syntheisze
97			`define ADD_IX 8'h61
98			`define ADD_IY 8'h71
99			`define ADD_ABS 8'h6D
100			`define ADD_ABSX 8'h7D
101			`define ADD_RIND 8'h72
102
103			`define SUB_IMM8 8'hE5
104			`define SUB_IMM16 8'hF9
105			`define SUB_IMM32 8'hE9
106			`define SUB_ZPX 8'hF5
107			`define SUB_IX 8'hE1
108			`define SUB_IY 8'hF1
109			`define SUB_ABS 8'hED
110			`define SUB_ABSX 8'hFD
111			`define SUB_RIND 8'hF2
112
113			`// CMP = SUB r0,....`
114
115			`define ADC_IMM 8'h69
116			`define ADC_ZP 8'h65
117			`define ADC_ZPX 8'h75
118			`define ADC_IX 8'h61
119			`define ADC_IY 8'h71
120			`define ADC_ABS 8'h6D
121			`define ADC_ABSX 8'h7D
122			`define ADC_ABSY 8'h79
123			`define ADC_I 8'h72
124
125			`define SBC_IMM 8'hE9
126			`define SBC_ZP 8'hE5
127			`define SBC_ZPX 8'hF5
128			`define SBC_IX 8'hE1
129			`define SBC_IY 8'hF1
130			`define SBC_ABS 8'hED
131			`define SBC_ABSX 8'hFD
132			`define SBC_ABSY 8'hF9
133			`define SBC_I 8'hF2
134
135	19	robfinch	`define CMP_IMM8 8'hC5
136	5	robfinch	`define CMP_IMM32 8'hC9
137			`define CMP_IMM 8'hC9
138			`define CMP_ZP 8'hC5
139			`define CMP_ZPX 8'hD5
140			`define CMP_IX 8'hC1
141			`define CMP_IY 8'hD1
142			`define CMP_ABS 8'hCD
143			`define CMP_ABSX 8'hDD
144			`define CMP_ABSY 8'hD9
145			`define CMP_I 8'hD2
146
147
148			`define LDA_IMM8 8'hA5
149			`define LDA_IMM16 8'hB9
150			`define LDA_IMM32 8'hA9
151
152			`define AND_IMM8 8'h25
153			`define AND_IMM16 8'h39
154			`define AND_IMM32 8'h29
155			`define AND_IMM 8'h29
156			`define AND_ZP 8'h25
157			`define AND_ZPX 8'h35
158			`define AND_IX 8'h21
159			`define AND_IY 8'h31
160			`define AND_ABS 8'h2D
161			`define AND_ABSX 8'h3D
162			`define AND_ABSY 8'h39
163			`define AND_RIND 8'h32
164			`define AND_I 8'h32
165
166			`define OR_IMM8 8'h05
167			`define OR_IMM16 8'h19
168			`define OR_IMM32 8'h09
169			`define OR_ZPX 8'h15
170			`define OR_IX 8'h01
171			`define OR_IY 8'h11
172			`define OR_ABS 8'h0D
173			`define OR_ABSX 8'h1D
174			`define OR_RIND 8'h12
175
176			`define ORA_IMM 8'h09
177			`define ORA_ZP 8'h05
178			`define ORA_ZPX 8'h15
179			`define ORA_IX 8'h01
180			`define ORA_IY 8'h11
181			`define ORA_ABS 8'h0D
182			`define ORA_ABSX 8'h1D
183			`define ORA_ABSY 8'h19
184			`define ORA_I 8'h12
185
186			`define EOR_IMM 8'h49
187			`define EOR_IMM8 8'h45
188			`define EOR_IMM16 8'h59
189			`define EOR_IMM32 8'h49
190			`define EOR_ZP 8'h45
191			`define EOR_ZPX 8'h55
192			`define EOR_IX 8'h41
193			`define EOR_IY 8'h51
194			`define EOR_ABS 8'h4D
195			`define EOR_ABSX 8'h5D
196			`define EOR_ABSY 8'h59
197			`define EOR_RIND 8'h52
198			`define EOR_I 8'h52
199
200			`// LD is OR rt,r0,....`
201
202			`define ST_ZPX 8'h95
203			`define ST_IX 8'h81
204			`define ST_IY 8'h91
205			`define ST_ABS 8'h8D
206			`define ST_ABSX 8'h9D
207			`define ST_RIND 8'h92
208
209			`define ORB_ZPX 8'hB5
210			`define ORB_IX 8'hA1
211			`define ORB_IY 8'hB1
212			`define ORB_ABS 8'hAD
213			`define ORB_ABSX 8'hBD
214
215			`define STB_ZPX 8'h74
216			`define STB_ABS 8'h9C
217			`define STB_ABSX 8'h9E
218
219
220			//`define LDB_RIND 8'hB2 // Conflict with LDX #imm16
221
222			`define LDA_IMM 8'hA9
223			`define LDA_ZP 8'hA5
224			`define LDA_ZPX 8'hB5
225			`define LDA_IX 8'hA1
226			`define LDA_IY 8'hB1
227			`define LDA_ABS 8'hAD
228			`define LDA_ABSX 8'hBD
229			`define LDA_ABSY 8'hB9
230			`define LDA_I 8'hB2
231
232			`define STA_ZP 8'h85
233			`define STA_ZPX 8'h95
234			`define STA_IX 8'h81
235			`define STA_IY 8'h91
236			`define STA_ABS 8'h8D
237			`define STA_ABSX 8'h9D
238			`define STA_ABSY 8'h99
239			`define STA_I 8'h92
240
241	19	robfinch	`define ASL_IMM8 8'h24
242	5	robfinch	`define ASL_ACC 8'h0A
243			`define ASL_ZP 8'h06
244			`define ASL_RR 8'h06
245			`define ASL_ZPX 8'h16
246			`define ASL_ABS 8'h0E
247			`define ASL_ABSX 8'h1E
248
249			`define ROL_ACC 8'h2A
250			`define ROL_ZP 8'h26
251			`define ROL_RR 8'h26
252			`define ROL_ZPX 8'h36
253			`define ROL_ABS 8'h2E
254			`define ROL_ABSX 8'h3E
255
256	19	robfinch	`define LSR_IMM8 8'h34
257	5	robfinch	`define LSR_ACC 8'h4A
258			`define LSR_ZP 8'h46
259			`define LSR_RR 8'h46
260			`define LSR_ZPX 8'h56
261			`define LSR_ABS 8'h4E
262			`define LSR_ABSX 8'h5E
263
264			`define ROR_RR 8'h66
265			`define ROR_ZP 8'h66
266			`define ROR_ZPX 8'h76
267			`define ROR_ABS 8'h6E
268			`define ROR_ABSX 8'h7E
269
270	12	robfinch	`define DEC_RR 8'hC6
271	5	robfinch	`define DEC_ZP 8'hC6
272			`define DEC_ZPX 8'hD6
273			`define DEC_ABS 8'hCE
274			`define DEC_ABSX 8'hDE
275	12	robfinch	`define INC_RR 8'hE6
276	5	robfinch	`define INC_ZP 8'hE6
277			`define INC_ZPX 8'hF6
278			`define INC_ABS 8'hEE
279			`define INC_ABSX 8'hFE
280
281			`define BIT_IMM 8'h89
282			`define BIT_ZP 8'h24
283			`define BIT_ZPX 8'h34
284			`define BIT_ABS 8'h2C
285			`define BIT_ABSX 8'h3C
286
287			`// CMP = SUB r0,...`
288			`// BIT = AND r0,...`
289			`define BPL 8'h10
290			`define BVC 8'h50
291			`define BCC 8'h90
292			`define BNE 8'hD0
293			`define BMI 8'h30
294			`define BVS 8'h70
295			`define BCS 8'hB0
296			`define BEQ 8'hF0
297			`define BRL 8'h82
298	20	robfinch	`define BRA 8'h80
299	5	robfinch
300			`define JML 8'h5C
301			`define JMP 8'h4C
302			`define JMP_IND 8'h6C
303			`define JMP_INDX 8'h7C
304			`define JMP_RIND 8'hD2
305			`define JSR 8'h20
306			`define JSL 8'h22
307			`define JSR_INDX 8'hFC
308			`define JSR_RIND 8'hC2
309			`define RTS 8'h60
310			`define RTL 8'h6B
311			`define BSR 8'h62
312			`define NOP 8'hEA
313
314			`define BRK 8'h00
315			`define PLX 8'hFA
316			`define PLY 8'h7A
317			`define PHX 8'hDA
318			`define PHY 8'h5A
319			`define WAI 8'hCB
320			`define PUSH 8'h0B
321			`define POP 8'h2B
322
323			`define LDX_IMM 8'hA2
324			`define LDX_ZP 8'hA6
325			`define LDX_ZPX 8'hB6
326			`define LDX_ZPY 8'hB6
327			`define LDX_ABS 8'hAE
328			`define LDX_ABSY 8'hBE
329
330			`define LDX_IMM32 8'hA2
331			`define LDX_IMM16 8'hB2
332			`define LDX_IMM8 8'hA6
333
334			`define LDY_IMM 8'hA0
335			`define LDY_ZP 8'hA4
336			`define LDY_ZPX 8'hB4
337			`define LDY_IMM32 8'hA0
338			`define LDY_ABS 8'hAC
339			`define LDY_ABSX 8'hBC
340
341			`define STX_ZP 8'h86
342			`define STX_ZPX 8'h96
343			`define STX_ZPY 8'h96
344			`define STX_ABS 8'h8E
345
346			`define STY_ZP 8'h84
347			`define STY_ZPX 8'h94
348			`define STY_ABS 8'h8C
349
350			`define STZ_ZP 8'h64
351			`define STZ_ZPX 8'h74
352			`define STZ_ABS 8'h9C
353			`define STZ_ABSX 8'h9E
354
355			`define CPX_IMM 8'hE0
356			`define CPX_IMM32 8'hE0
357			`define CPX_ZP 8'hE4
358			`define CPX_ZPX 8'hE4
359			`define CPX_ABS 8'hEC
360			`define CPY_IMM 8'hC0
361			`define CPY_IMM32 8'hC0
362			`define CPY_ZP 8'hC4
363			`define CPY_ZPX 8'hC4
364			`define CPY_ABS 8'hCC
365
366			`define TRB_ZP 8'h14
367			`define TRB_ZPX 8'h14
368			`define TRB_ABS 8'h1C
369			`define TSB_ZP 8'h04
370			`define TSB_ZPX 8'h04
371			`define TSB_ABS 8'h0C
372
373	10	robfinch	`define BAZ 8'hC1
374			`define BXZ 8'hD1
375			`define BEQ_RR 8'hE2
376
377	5	robfinch	`module icachemem(wclk, wr, adr, dat, rclk, pc, insn);`
378			`input wclk;`
379			`input wr;`
380			`input [33:0] adr;`
381			`input [31:0] dat;`
382			`input rclk;`
383			`input [31:0] pc;`
384			`output reg [55:0] insn;`
385
386			`wire [63:0] insn0;`
387			`wire [63:0] insn1;`
388			`wire [31:0] pcp8 = pc + 32'd8;`
389			`reg [31:0] rpc;`
390
391			`always @(posedge rclk)`
392			`rpc <= pc;`
393
394			`// memL and memH combined allow a 64 bit read`
395	10	robfinch	`syncRam2kx32_1rw1r ramL0`
396	5	robfinch	`(`
397			`.wrst(1'b0),`
398			`.wclk(wclk),`
399			`.wce(~adr[2]),`
400			`.we(wr),`
401			`.wsel(4'hF),`
402	10	robfinch	`.wadr(adr[13:3]),`
403	5	robfinch	`.i(dat),`
404			`.wo(),`
405			`.rrst(1'b0),`
406			`.rclk(rclk),`
407			`.rce(1'b1),`
408	10	robfinch	`.radr(pc[13:3]),`
409	5	robfinch	`.o(insn0[31:0])`
410			`);`
411
412	10	robfinch	`syncRam2kx32_1rw1r ramH0`
413	5	robfinch	`(`
414			`.wrst(1'b0),`
415			`.wclk(wclk),`
416			`.wce(adr[2]),`
417			`.we(wr),`
418			`.wsel(4'hF),`
419	10	robfinch	`.wadr(adr[13:3]),`
420	5	robfinch	`.i(dat),`
421			`.wo(),`
422			`.rrst(1'b0),`
423			`.rclk(rclk),`
424			`.rce(1'b1),`
425	10	robfinch	`.radr(pc[13:3]),`
426	5	robfinch	`.o(insn0[63:32])`
427			`);`
428
429	10	robfinch	`syncRam2kx32_1rw1r ramL1`
430	5	robfinch	`(`
431			`.wrst(1'b0),`
432			`.wclk(wclk),`
433			`.wce(~adr[2]),`
434			`.we(wr),`
435			`.wsel(4'hF),`
436	10	robfinch	`.wadr(adr[13:3]),`
437	5	robfinch	`.i(dat),`
438			`.wo(),`
439			`.rrst(1'b0),`
440			`.rclk(rclk),`
441			`.rce(1'b1),`
442	10	robfinch	`.radr(pcp8[13:3]),`
443	5	robfinch	`.o(insn1[31:0])`
444			`);`
445
446	10	robfinch	`syncRam2kx32_1rw1r ramH1`
447	5	robfinch	`(`
448			`.wrst(1'b0),`
449			`.wclk(wclk),`
450			`.wce(adr[2]),`
451			`.we(wr),`
452			`.wsel(4'hF),`
453	10	robfinch	`.wadr(adr[13:3]),`
454	5	robfinch	`.i(dat),`
455			`.wo(),`
456			`.rrst(1'b0),`
457			`.rclk(rclk),`
458			`.rce(1'b1),`
459	10	robfinch	`.radr(pcp8[13:3]),`
460	5	robfinch	`.o(insn1[63:32])`
461			`);`
462
463			`always @(rpc or insn0 or insn1)`
464			`case(rpc[2:0])`
465			`3'd0: insn <= insn0[55:0];`
466			`3'd1: insn <= insn0[63:8];`
467			`3'd2: insn <= {insn1[7:0],insn0[63:16]};`
468			`3'd3: insn <= {insn1[15:0],insn0[63:24]};`
469			`3'd4: insn <= {insn1[23:0],insn0[63:32]};`
470			`3'd5: insn <= {insn1[31:0],insn0[63:40]};`
471			`3'd6: insn <= {insn1[39:0],insn0[63:48]};`
472			`3'd7: insn <= {insn1[47:0],insn0[63:56]};`
473			`endcase`
474			`endmodule`
475
476			`module tagmem(wclk, wr, adr, rclk, pc, hit0, hit1);`
477			`input wclk;`
478			`input wr;`
479			`input [33:0] adr;`
480			`input rclk;`
481			`input [31:0] pc;`
482			`output hit0;`
483			`output hit1;`
484
485			`wire [31:0] pcp8 = pc + 32'd8;`
486			`wire [31:0] tag0;`
487			`wire [31:0] tag1;`
488			`reg [31:0] rpc;`
489			`reg [31:0] rpcp8;`
490
491			`always @(posedge rclk)`
492			`rpc <= pc;`
493			`always @(posedge rclk)`
494			`rpcp8 <= pcp8;`
495
496	10	robfinch	`syncRam1kx32_1rw1r ram0 (`
497	5	robfinch	`.wrst(1'b0),`
498			`.wclk(wclk),`
499			`.wce(adr[3:2]==2'b11),`
500			`.we(wr),`

Browse

Tools

Subversion Repositories rtf65002

[/] [rtf65002/] [trunk/] [rtl/] [verilog/] [rtf65002d.v] - Blame information for rev 20