OpenCores
URL https://opencores.org/ocsvn/rtf65002/rtf65002/trunk

Subversion Repositories rtf65002

[/] [rtf65002/] [trunk/] [rtl/] [verilog/] [rti.v] - Blame information for rev 10

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 10 robfinch 
// ============================================================================
2 
//        __
3 
//   \\__/ o\    (C) 2013  Robert Finch, Stratford
4 
//    \  __ /    All rights reserved.
5 
//     \/_//     robfinch<remove>@opencores.org
6 
//       ||
7 
//
8 
// This source file is free software: you can redistribute it and/or modify
9 
// it under the terms of the GNU Lesser General Public License as published
10 
// by the Free Software Foundation, either version 3 of the License, or
11 
// (at your option) any later version.
12 
//
13 
// This source file is distributed in the hope that it will be useful,
14 
// but WITHOUT ANY WARRANTY; without even the implied warranty of
15 
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
16 
// GNU General Public License for more details.
17 
//
18 
// You should have received a copy of the GNU General Public License
19 
// along with this program.  If not, see <http://www.gnu.org/licenses/>.
20 
//
21 
// ============================================================================
22 
//
23 5 robfinch 
RTI1:
24 
        if (unCachedData) begin
25 
                cyc_o <= 1'b1;
26 
                stb_o <= 1'b1;
27 
                sel_o <= 4'hF;
28 
                adr_o <= {radr,2'b00};
29 
                state <= RTI2;
30 
        end
31 
        else if (dhit) begin
32 
                cf <= rdat[0];
33 
                zf <= rdat[1];
34 
                im <= rdat[2];
35 
                df <= rdat[3];
36 
                bf <= rdat[4];
37 
                em1 <= rdat[29];
38 
                vf <= rdat[30];
39 
                nf <= rdat[31];
40 
                isp <= isp_inc;
41 
                radr <= isp_inc;
42 
                state <= RTI3;
43 
        end
44 
        else
45 
                dmiss <= `TRUE;
46 
RTI2:
47 
        if (ack_i) begin
48 
                cyc_o <= 1'b0;
49 
                stb_o <= 1'b0;
50 
                sel_o <= 4'h0;
51 
                cf <= dat_i[0];
52 
                zf <= dat_i[1];
53 
                im <= dat_i[2];
54 
                df <= dat_i[3];
55 
                bf <= dat_i[4];
56 
                em1 <= dat_i[29];
57 
                vf <= dat_i[30];
58 
                nf <= dat_i[31];
59 
                isp <= isp_inc;
60 
                radr <= isp_inc;
61 
                state <= RTI3;
62 
        end
63 
RTI3:
64 
        if (unCachedData) begin
65 
                cyc_o <= 1'b1;
66 
                stb_o <= 1'b1;
67 
                sel_o <= 4'hF;
68 
                adr_o <= {radr,2'b00};
69 
                state <= RTI4;
70 
        end
71 
        else if (dhit) begin
72 
                isp <= isp_inc;
73 
                em <= em1;
74 
                pc <= rdat;
75 
                state <= IFETCH;
76 
        end
77 
        else
78 
                dmiss <= `TRUE;
79 
RTI4:
80 
        if (ack_i) begin
81 
                cyc_o <= 1'b0;
82 
                stb_o <= 1'b0;
83 
                sel_o <= 4'h0;
84 
                adr_o <= 34'h0;
85 
                isp <= isp_inc;
86 
                em <= em1;
87 
                pc <= dat_i;
88 
                state <= IFETCH;
89 
        end

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.