OpenCores
URL https://opencores.org/ocsvn/rtf8088/rtf8088/trunk

Subversion Repositories rtf8088

[/] [rtf8088/] [trunk/] [rtl/] [verilog/] [FETCH_STK_ADJ.v] - Blame information for rev 3

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 robfinch
// ============================================================================
2
//  2009-2012 Robert Finch
3
//  robfinch[remove]@opencores.org
4
//  Stratford
5
//
6
//  FETCH_STK_ADJ
7
//  - fetch stack adjustment word
8
//
9
//
10
// This source file is free software: you can redistribute it and/or modify 
11
// it under the terms of the GNU Lesser General Public License as published 
12
// by the Free Software Foundation, either version 3 of the License, or     
13
// (at your option) any later version.                                      
14
//                                                                          
15
// This source file is distributed in the hope that it will be useful,      
16
// but WITHOUT ANY WARRANTY; without even the implied warranty of           
17
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the            
18
// GNU General Public License for more details.                             
19
//                                                                          
20
// You should have received a copy of the GNU General Public License        
21
// along with this program.  If not, see <http://www.gnu.org/licenses/>.    
22
//
23
//
24
//  Verilog 
25
// - fetch 16 bit stack adjustment
26
//
27
// ============================================================================
28
//
29
FETCH_STK_ADJ1:
30
        begin
31
                `INITIATE_CODE_READ
32
                state <= FETCH_STK_ADJ1_ACK;
33
        end
34
FETCH_STK_ADJ1_ACK:
35
        if (ack_i) begin
36
                `PAUSE_CODE_READ
37
                data16[7:0] <= dat_i;
38
                state <= FETCH_STK_ADJ2;
39
        end
40
FETCH_STK_ADJ2:
41
        begin
42
                `CONTINUE_CODE_READ
43
                state <= FETCH_STK_ADJ2_ACK;
44
        end
45
FETCH_STK_ADJ2_ACK:
46
        if (ack_i) begin
47
                `TERMINATE_CODE_READ
48
                if(ir==`RETPOP)
49
                        state <= RETPOP;
50
                else
51
                        state <= RETFPOP;
52
                data16[15:8] <= dat_i;
53
        end

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.