Subversion Repositories rtfsimpleuart

        +- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -

        |WISHBONE Datasheet

        |WISHBONE SoC Architecture Specification, Revision B.3

        |

        |Description:                                           Specifications:

        +- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -

        |General Description:                           simple UART core

        +- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -

        |Supported Cycles:                                      SLAVE,READ/WRITE

        |                                                                       SLAVE,BLOCK READ/WRITE

        |                                                                       SLAVE,RMW

        +- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -

        |Data port, size:                                       8 bit

        |Data port, granularity:                        8 bit

        |Data port, maximum operand size:       8 bit

        |Data transfer ordering:                        Undefined

        |Data transfer sequencing:                      Undefined

        +- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -

        |Clock frequency constraints:           none

        +- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -

        |Supported signal list and                      Signal Name             WISHBONE equiv.

        |cross reference to equivalent          ack_o                   ACK_O

        |WISHBONE signals                                       adr_i[3:0]              ADR_I()

        |                                                                       clk_i                   CLK_I

        |                                   rst_i           RST_I()

        |                                                                       dat_i(7:0)              DAT_I()

        |                                                                       dat_o(7:0)              DAT_O()

        |                                                                       cyc_i                   CYC_I

        |                                                                       stb_i                   STB_I

        |                                                                       we_i                    WE_I

        |

        +- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -

        |Special requirements:

        +- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -