OpenCores
URL https://opencores.org/ocsvn/rtftextcontroller/rtftextcontroller/trunk

Subversion Repositories rtftextcontroller

[/] [rtftextcontroller/] [trunk/] [rtl/] [verilog/] [VT151.v] - Blame information for rev 30

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 robfinch 
// (C) 2007  Robert T Finch
2 
// All Rights Reserved.
3 
//
4 
// 74LS151 mux
5 
// 8-to-1 mux with enable
6 
//
7 
// Webpack 9.1i  xc3s1000-4ft256
8 
//  slices /  LUTs / MHz
9 
 
10 
module VT151(e_n, s, i0, i1, i2, i3, i4, i5, i6, i7, z, z_n);
11 
        parameter WID=1;
12 
        input e_n;
13 
        input [2:0] s;
14 
        input [WID:1] i0;
15 
        input [WID:1] i1;
16 
        input [WID:1] i2;
17 
        input [WID:1] i3;
18 
        input [WID:1] i4;
19 
        input [WID:1] i5;
20 
        input [WID:1] i6;
21 
        input [WID:1] i7;
22 
        output [WID:1] z;
23 
        output [WID:1] z_n;
24 
 
25 
        reg [WID:1] z;
26 
 
27 
        always @(e_n or s or i0 or i1 or i2 or i3 or i4 or i5 or i6 or i7)
28 
                case({e_n,s})
29 
                4'b0000:        z <= i0;
30 
                4'b0001:        z <= i1;
31 
                4'b0010:        z <= i2;
32 
                4'b0011:        z <= i3;
33 
                4'b0100:        z <= i4;
34 
                4'b0101:        z <= i5;
35 
                4'b0110:        z <= i6;
36 
                4'b0111:        z <= i7;
37 
                default:        z <= {WID{1'b0}};
38 
                endcase
39 
 
40 
        assign z_n = !z;
41 
 
42 
endmodule

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.