OpenCores
URL https://opencores.org/ocsvn/rtftextcontroller/rtftextcontroller/trunk

Subversion Repositories rtftextcontroller

[/] [rtftextcontroller/] [trunk/] [rtl/] [verilog/] [WXGASyncGen1680x1050_60Hz_tb.v] - Blame information for rev 21

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 12 robfinch
// ============================================================================
2
// 2011 Robert Finch
3
//
4
//      WXGASyncGen1680x1050_60Hz_tb.v
5
//              WXGA sync generator test bench
6
//
7
// This source file is free software: you can redistribute it and/or modify 
8
// it under the terms of the GNU Lesser General Public License as published 
9
// by the Free Software Foundation, either version 3 of the License, or     
10
// (at your option) any later version.                                      
11
//                                                                          
12
// This source file is distributed in the hope that it will be useful,      
13
// but WITHOUT ANY WARRANTY; without even the implied warranty of           
14
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the            
15
// GNU General Public License for more details.                             
16
//                                                                          
17
// You should have received a copy of the GNU General Public License        
18
// along with this program.  If not, see <http://www.gnu.org/licenses/>.    
19
//                                                                          
20
// ============================================================================
21
 
22
module WXGASyncGen1680x1050_60Hz_tb();
23
 
24
reg clk;
25
reg rst;
26
 
27
initial begin
28
        clk = 1;
29
        rst = 0;
30
        #100 rst = 1;
31
        #100 rst = 0;
32
end
33
 
34
always #6.8000 clk = ~clk;      //  73.529 MHz
35
 
36
WXGASyncGen1680x1050_60Hz u1
37
(
38
.rst(rst),
39
.clk(clk),
40
.hSync(),
41
.vSync(),
42
.blank(),
43
.border(),
44
.eol(),
45
.eof()
46
);
47
 
48
endmodule

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.