OpenCores
URL https://opencores.org/ocsvn/rv01_riscv_core/rv01_riscv_core/trunk

Subversion Repositories rv01_riscv_core

[/] [rv01_riscv_core/] [trunk/] [SIM/] [MODELSIM/] [README.txt] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 madsilicon
---------------------------------------------------------------
2
-- RV01 self-test simulation script for Modelsim
3
---------------------------------------------------------------
4
 
5
How to use this script:
6
 
7
1) Create Modelsim project into desired directory.
8
 
9
2) Customize script "SRC_DIR" variable, to point to the
10
directory holding VHDL source files (default is /SVN/VHDL).
11
 
12
3) Run the script. the script compiles all required VHDL source
13
file, adds a minimal set of waveforms to wave window and then
14
starts actual simulation, which runs for 1.1ms. When simulation
15
stops, wave window should look like snapshot in file
16
wave_1d1ms.PNG (both DONE and PASS signals are '1').
17
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.