1 |
2 |
madsilicon |
#-----------------------------------------------------------------
|
2 |
|
|
#-- --
|
3 |
|
|
#-----------------------------------------------------------------
|
4 |
|
|
#-- --
|
5 |
|
|
#-- Copyright (C) 2017 Stefano Tonello --
|
6 |
|
|
#-- --
|
7 |
|
|
#-- This source file may be used and distributed without --
|
8 |
|
|
#-- restriction provided that this copyright statement is not --
|
9 |
|
|
#-- removed from the file and that any derivative work contains --
|
10 |
|
|
#-- the original copyright notice and the associated disclaimer.--
|
11 |
|
|
#-- --
|
12 |
|
|
#-- THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY --
|
13 |
|
|
#-- EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED --
|
14 |
|
|
#-- TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS --
|
15 |
|
|
#-- FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR --
|
16 |
|
|
#-- OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, --
|
17 |
|
|
#-- INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES --
|
18 |
|
|
#-- (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE --
|
19 |
|
|
#-- GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR --
|
20 |
|
|
#-- BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF --
|
21 |
|
|
#-- LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT --
|
22 |
|
|
#-- (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT --
|
23 |
|
|
#-- OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE --
|
24 |
|
|
#-- POSSIBILITY OF SUCH DAMAGE. --
|
25 |
|
|
#-- --
|
26 |
|
|
#-----------------------------------------------------------------
|
27 |
|
|
|
28 |
|
|
#---------------------------------------------------------------
|
29 |
|
|
# RV01 self-test module simulation script for Modelsim
|
30 |
|
|
# simulator.
|
31 |
|
|
#---------------------------------------------------------------
|
32 |
|
|
|
33 |
|
|
set SRC_DIR ../../VHDL
|
34 |
|
|
|
35 |
|
|
# -----------------------------------------
|
36 |
|
|
# Packages
|
37 |
|
|
# -----------------------------------------
|
38 |
|
|
|
39 |
|
|
vcom $SRC_DIR/RV01_consts_pkg.vhd
|
40 |
|
|
vcom $SRC_DIR/RV01_types_pkg.vhd
|
41 |
|
|
vcom $SRC_DIR/RV01_funcs_pkg.vhd
|
42 |
|
|
vcom $SRC_DIR/RV01_arith_pkg.vhd
|
43 |
|
|
vcom $SRC_DIR/RV01_op_pkg.vhd
|
44 |
|
|
vcom $SRC_DIR/RV01_csr_pkg.vhd
|
45 |
|
|
vcom $SRC_DIR/RV01_idec_pkg.vhd
|
46 |
|
|
vcom $SRC_DIR/RV01_div_funcs_pkg.vhd
|
47 |
|
|
vcom $SRC_DIR/RV01_plic_pkg.vhd
|
48 |
|
|
|
49 |
|
|
# -----------------------------------------
|
50 |
|
|
# Configuration package
|
51 |
|
|
# -----------------------------------------
|
52 |
|
|
|
53 |
|
|
vcom $SRC_DIR/SELF_TEST/RV01_cfg_dhrystone_sodor_st_pkg.vhd
|
54 |
|
|
|
55 |
|
|
# -----------------------------------------
|
56 |
|
|
# VHDL code
|
57 |
|
|
# -----------------------------------------
|
58 |
|
|
|
59 |
|
|
vcom $SRC_DIR/RV01_adder_f.vhd
|
60 |
|
|
vcom $SRC_DIR/RV01_ftchlog_1w.vhd
|
61 |
|
|
vcom $SRC_DIR/RV01_ftchlog_2w.vhd
|
62 |
|
|
vcom $SRC_DIR/RV01_idec.vhd
|
63 |
|
|
vcom $SRC_DIR/RV01_ifq.vhd
|
64 |
|
|
vcom $SRC_DIR/RV01_pstllog_2w_p6.vhd
|
65 |
|
|
vcom $SRC_DIR/RV01_isslog.vhd
|
66 |
|
|
vcom $SRC_DIR/RV01_mulu.vhd
|
67 |
|
|
vcom $SRC_DIR/RV01_shftu.vhd
|
68 |
|
|
vcom $SRC_DIR/RV01_logicu.vhd
|
69 |
|
|
vcom $SRC_DIR/RV01_pipe_a.vhd
|
70 |
|
|
vcom $SRC_DIR/RV01_pipe_b.vhd
|
71 |
|
|
vcom $SRC_DIR/RV01_lsu.vhd
|
72 |
|
|
vcom $SRC_DIR/RV01_sbuf_2w.vhd
|
73 |
|
|
vcom $SRC_DIR/RV01_regfile_32x32_2w.vhd
|
74 |
|
|
vcom $SRC_DIR/RV01_rams.vhd
|
75 |
|
|
vcom $SRC_DIR/RV01_bjxlog.vhd
|
76 |
|
|
vcom $SRC_DIR/RV01_bjxlog_bv.vhd
|
77 |
|
|
vcom $SRC_DIR/RV01_bht.vhd
|
78 |
|
|
vcom $SRC_DIR/RV01_bpu.vhd
|
79 |
|
|
vcom $SRC_DIR/RV01_pxlog.vhd
|
80 |
|
|
vcom $SRC_DIR/RV01_fwdlog_2w_p6.vhd
|
81 |
|
|
vcom $SRC_DIR/RV01_lzdu.vhd
|
82 |
|
|
vcom $SRC_DIR/RV01_divlog.vhd
|
83 |
|
|
vcom $SRC_DIR/RV01_divider_r2.vhd
|
84 |
|
|
vcom $SRC_DIR/RV01_csru.vhd
|
85 |
|
|
vcom $SRC_DIR/RV01_comp32.vhd
|
86 |
|
|
vcom $SRC_DIR/RV01_dimslog.vhd
|
87 |
|
|
vcom $SRC_DIR/RV01_excplog_ix1.vhd
|
88 |
|
|
vcom $SRC_DIR/RV01_excplog_ix2.vhd
|
89 |
|
|
vcom $SRC_DIR/RV01_excplog_ix3.vhd
|
90 |
|
|
vcom $SRC_DIR/RV01_dbglog_ix2.vhd
|
91 |
|
|
vcom $SRC_DIR/RV01_hltlog_ix2.vhd
|
92 |
|
|
# -----------------------------------------
|
93 |
|
|
# Debug module (not used by self-test module)
|
94 |
|
|
# -----------------------------------------
|
95 |
|
|
#vcom $SRC_DIR/RV01_dbgu.vhd
|
96 |
|
|
vcom $SRC_DIR/RV01_hltu.vhd
|
97 |
|
|
vcom $SRC_DIR/RV01_resmux_ix1.vhd
|
98 |
|
|
vcom $SRC_DIR/RV01_resmux_ix2.vhd
|
99 |
|
|
vcom $SRC_DIR/RV01_resmux_ix3.vhd
|
100 |
|
|
vcom $SRC_DIR/RV01_cdcomux.vhd
|
101 |
|
|
vcom $SRC_DIR/RV01_misclog_ix3.vhd
|
102 |
|
|
vcom $SRC_DIR/RV01_stack.vhd
|
103 |
|
|
vcom $SRC_DIR/RV01_queue.vhd
|
104 |
|
|
vcom $SRC_DIR/RV01_jrpu.vhd
|
105 |
|
|
# -----------------------------------------
|
106 |
|
|
# PLIC module (not used by self-test module)
|
107 |
|
|
# -----------------------------------------
|
108 |
|
|
#vcom $SRC_DIR/RV01_plic_gway.vhd
|
109 |
|
|
#vcom $SRC_DIR/RV01_plic_core.vhd
|
110 |
|
|
#vcom $SRC_DIR/RV01_plic.vhd
|
111 |
|
|
vcom $SRC_DIR/RV01_cpu_init.vhd
|
112 |
|
|
vcom $SRC_DIR/RV01_cpu_2w_p6.vhd
|
113 |
|
|
vcom $SRC_DIR/RV01_top.vhd
|
114 |
|
|
vcom $SRC_DIR/RV01_top_nohost.vhd
|
115 |
|
|
# -----------------------------------------
|
116 |
|
|
# Self-Test module & test-bench
|
117 |
|
|
# -----------------------------------------
|
118 |
|
|
vcom $SRC_DIR/SELF_TEST/dhrystone_sodor_st_rom.vhd
|
119 |
|
|
vcom $SRC_DIR/SELF_TEST/RV01_selftest.vhd
|
120 |
|
|
vcom $SRC_DIR/SELF_TEST/RV01_selftest_TB.vhd
|
121 |
|
|
|
122 |
|
|
vsim work.rv01_selftest_tb
|
123 |
|
|
|
124 |
|
|
# -----------------------------------------
|
125 |
|
|
# Waveforms
|
126 |
|
|
# -----------------------------------------
|
127 |
|
|
add wave /rv01_selftest_tb/clk
|
128 |
|
|
add wave /rv01_selftest_tb/rst
|
129 |
|
|
add wave /rv01_selftest_tb/done
|
130 |
|
|
add wave /rv01_selftest_tb/pass
|
131 |
|
|
|
132 |
|
|
run 1.1ms
|
133 |
|
|
|