| 1 |
4 |
fafa1971 |
Simply RISC S1 Core - Support and References
|
| 2 |
|
|
============================================
|
| 3 |
|
|
|
| 4 |
|
|
The S1 Core has been developed by Simply RISC LLP and
|
| 5 |
|
|
the OpenCores community, and it's been released as
|
| 6 |
|
|
Free Hardware Design under the GPL license version 2.
|
| 7 |
|
|
You have all the freedom granted by this license, but
|
| 8 |
|
|
to avoid legal problems we have to state clearly that:
|
| 9 |
|
|
|
| 10 |
|
|
1) all the files bundled with this package come
|
| 11 |
|
|
WITHOUT WARRANTY, so USE THEM AT YOUR OWN RISK;
|
| 12 |
|
|
|
| 13 |
|
|
2) you do NOT have the right to pretend the support
|
| 14 |
|
|
you need from Simply RISC LLP.
|
| 15 |
|
|
|
| 16 |
|
|
Anyway we will try to provide all the free support
|
| 17 |
|
|
that we can, and now we try to list how to ask for
|
| 18 |
|
|
it.
|
| 19 |
|
|
|
| 20 |
|
|
Basically since the S1 Core is based upon the OpenSPARC
|
| 21 |
|
|
T1 microprocessor released by Sun Microsystems, for
|
| 22 |
|
|
issues related with the SPARC Core inside the S1 you
|
| 23 |
|
|
can refer to the OpenSPARC website:
|
| 24 |
|
|
|
| 25 |
|
|
http://www.opensparc.net
|
| 26 |
|
|
|
| 27 |
|
|
In the documentation section of this site you will
|
| 28 |
|
|
find several documents about the SPARC v9 64-bit
|
| 29 |
|
|
Instruction Set Architecture (you should be able to
|
| 30 |
|
|
read them without registration).
|
| 31 |
|
|
|
| 32 |
|
|
For the specification of the T1 implementation of
|
| 33 |
|
|
the 64-bit SPARC ISA you need a free registration
|
| 34 |
|
|
to download the full design (it's a very large file)
|
| 35 |
|
|
that contains also the full specification of the T1
|
| 36 |
|
|
microprocessor.
|
| 37 |
|
|
|
| 38 |
|
|
On the OpenSPARC website listed above there are also
|
| 39 |
|
|
public forums online where you can ask for free
|
| 40 |
|
|
support.
|
| 41 |
|
|
|
| 42 |
|
|
If you need support about the Wishbone Interconnect,
|
| 43 |
|
|
the URL you need is:
|
| 44 |
|
|
|
| 45 |
|
|
http://www.opencores.org
|
| 46 |
|
|
|
| 47 |
|
|
Here you will find also several other cores that can
|
| 48 |
|
|
be connected to the S1 seamlessly; again, there are
|
| 49 |
|
|
mailing lists available from this site when you can
|
| 50 |
|
|
discuss with real experts about your problems with
|
| 51 |
|
|
the Wishbone interconnect protocol.
|
| 52 |
|
|
|
| 53 |
|
|
If you still need support or you want to take part
|
| 54 |
|
|
in the development of the S1 Core, then you can
|
| 55 |
|
|
contact us at
|
| 56 |
|
|
|
| 57 |
|
|
support@srisc.com
|
| 58 |
|
|
|
| 59 |
|
|
and we will try to help you if possible. If you find
|
| 60 |
|
|
something that can be corrected and/or improved in
|
| 61 |
|
|
the design or in the documentation please let us know
|
| 62 |
|
|
and we will fix it in the next release.
|
| 63 |
|
|
|
| 64 |
|
|
To see if there is a new release available just check
|
| 65 |
|
|
from time to time on the Simply RISC website:
|
| 66 |
|
|
|
| 67 |
|
|
http://www.srisc.com
|
| 68 |
|
|
|
