| 1 |
17 |
fafa1971 |
Simply RISC S1 Core - Boot Code
|
| 2 |
|
|
===============================
|
| 3 |
|
|
|
| 4 |
|
|
This is the disassembled boot code; the original source code can be
|
| 5 |
|
|
found inside the official OpenSPARC T1 tarball, in the file:
|
| 6 |
|
|
$T1_ROOT/verif/diag/assembly/include/hred_reset_handler.s
|
| 7 |
|
|
|
| 8 |
|
|
|
| 9 |
14 |
fafa1971 |
Fetches from SSI OpenBoot PROM (section RED_SEC)
|
| 10 |
|
|
================================================
|
| 11 |
4 |
fafa1971 |
|
| 12 |
14 |
fafa1971 |
fff0000020: 03 00 00 00 sethi %hi(0), %g1
|
| 13 |
|
|
fff0000024: 05 00 01 00 sethi %hi(0x40000), %g2
|
| 14 |
|
|
fff0000028: 82 10 60 00 mov %g1, %g1
|
| 15 |
|
|
fff000002c: 84 10 a0 c0 or %g2, 0xc0, %g2
|
| 16 |
4 |
fafa1971 |
|
| 17 |
14 |
fafa1971 |
fff0000030: 83 28 70 20 sllx %g1, 0x20, %g1
|
| 18 |
|
|
fff0000034: 84 10 80 01 or %g2, %g1, %g2
|
| 19 |
|
|
fff0000038: 81 c0 80 00 jmp %g2
|
| 20 |
|
|
fff000003c: 01 00 00 00 nop
|
| 21 |
4 |
fafa1971 |
|
| 22 |
14 |
fafa1971 |
Fetches from RAM Bank 3 (section RED_EXT_SEC)
|
| 23 |
|
|
=============================================
|
| 24 |
4 |
fafa1971 |
|
| 25 |
14 |
fafa1971 |
00000400c0: b5 80 20 05 wr %g0, 5, %asr26
|
| 26 |
|
|
00000400c4: a2 10 20 00 clr %l1
|
| 27 |
|
|
00000400c8: 82 10 20 a9 mov 0xa9, %g1
|
| 28 |
|
|
00000400cc: 83 28 70 20 sllx %g1, 0x20, %g1
|
| 29 |
4 |
fafa1971 |
|
| 30 |
14 |
fafa1971 |
00000400d0: e2 70 60 00 stx %l1, [ %g1 ]
|
| 31 |
|
|
00000400d4: e2 70 60 40 stx %l1, [ %g1 + 0x40 ]
|
| 32 |
|
|
00000400d8: e2 70 60 80 stx %l1, [ %g1 + 0x80 ]
|
| 33 |
|
|
00000400dc: e2 70 60 c0 stx %l1, [ %g1 + 0xc0 ]
|
| 34 |
4 |
fafa1971 |
|
| 35 |
14 |
fafa1971 |
00000400e0: a2 10 20 00 clr %l1
|
| 36 |
|
|
00000400e4: 82 10 20 10 mov 0x10, %g1
|
| 37 |
|
|
00000400e8: e2 f0 48 40 stxa %l1, [ %g1 ] (66)
|
| 38 |
|
|
00000400ec: a2 10 20 03 mov 3, %l1
|
| 39 |
4 |
fafa1971 |
|
| 40 |
14 |
fafa1971 |
00000400f0: e2 f0 08 a0 stxa %l1, [ %g0 ] (69)
|
| 41 |
|
|
00000400f4: a3 48 00 00 rdhpr %hpstate, %l1
|
| 42 |
|
|
00000400f8: 81 9c 68 20 wrhpr %l1, 0x820, %hpstate
|
| 43 |
|
|
00000400fc: 87 80 20 25 wr %g0, 0x25, %asi
|
| 44 |
4 |
fafa1971 |
|
| 45 |
14 |
fafa1971 |
Fetches from RAM Bank 0 (section RED_EXT_SEC)
|
| 46 |
|
|
=============================================
|
| 47 |
|
|
|
| 48 |
|
|
0000040100: c0 f0 23 c0 stxa %g0, [ 0x3c0 ] %asi
|
| 49 |
|
|
0000040104: c0 f0 23 c8 stxa %g0, [ 0x3c8 ] %asi
|
| 50 |
|
|
0000040108: c0 f0 23 d0 stxa %g0, [ 0x3d0 ] %asi
|
| 51 |
|
|
000004010c: c0 f0 23 d8 stxa %g0, [ 0x3d8 ] %asi
|
| 52 |
|
|
|
| 53 |
|
|
*** Here the SPARC Core of the S1 sends a dirty request and hangs ***
|
| 54 |
|
|
|
| 55 |
|
|
*** The following fetches are seen only in the original T1 sims (RAM Bank may vary) ***
|
| 56 |
|
|
|
| 57 |
|
|
0000040110: c0 f0 23 e0 stxa %g0, [ 0x3e0 ] %asi
|
| 58 |
|
|
0000040114: c0 f0 23 e8 stxa %g0, [ 0x3e8 ] %asi
|
| 59 |
|
|
0000040118: c0 f0 23 f0 stxa %g0, [ 0x3f0 ] %asi
|
| 60 |
|
|
000004011c: c0 f0 23 f8 stxa %g0, [ 0x3f8 ] %asi
|
| 61 |
|
|
|
| 62 |
|
|
0000040120: 8f 90 20 00 wrpr 0, %tl
|
| 63 |
|
|
0000040124: a1 90 20 00 wrpr 0, %gl
|
| 64 |
|
|
0000040128: 8d 80 20 00 wr %g0, 0, %fprs
|
| 65 |
|
|
000004012c: 85 80 20 00 wr %g0, 0, %ccr
|
| 66 |
|
|
|
| 67 |
|
|
0000040130: 87 80 20 00 wr %g0, 0, %asi
|
| 68 |
|
|
0000040134: 84 10 20 00 clr %g2
|
| 69 |
|
|
0000040138: 89 90 80 00 wrpr %g2, %tick
|
| 70 |
|
|
000004013c: 84 10 20 00 clr %g2
|
| 71 |
|
|
|
| 72 |
|
|
0000040140: b1 80 80 00 mov %g2, %asr24
|
| 73 |
|
|
0000040144: 84 10 20 01 mov 1, %g2
|
| 74 |
|
|
0000040148: 85 28 b0 3f sllx %g2, 0x3f, %g2
|
| 75 |
|
|
000004014c: af 80 80 00 mov %g2, %asr23
|
| 76 |
|
|
|
| 77 |
|
|
0000040150: b3 80 80 00 mov %g2, %asr25
|
| 78 |
|
|
0000040154: bf 98 80 00 wrhpr %g2, %hstick_cmpr
|
| 79 |
|
|
0000040158: 81 80 00 00 mov %g0, %y
|
| 80 |
|
|
000004015c: 91 90 20 0f wrpr 0xf, %pil
|
| 81 |
|
|
|
| 82 |
|
|
0000040160: 93 90 20 00 wrpr 0, %cwp
|
| 83 |
|
|
0000040164: 95 90 20 06 wrpr 6, %cansave
|
| 84 |
|
|
0000040168: 97 90 20 00 wrpr 0, %canrestore
|
| 85 |
|
|
000004016c: 9b 90 20 00 wrpr 0, %otherwin
|
| 86 |
|
|
|
| 87 |
|
|
0000040170: 99 90 20 07 wrpr 7, %cleanwin
|
| 88 |
|
|
0000040174: 9d 90 20 07 wrpr 7, %wstate
|
| 89 |
|
|
0000040178: 82 10 20 18 mov 0x18, %g1
|
| 90 |
|
|
000004017c: c0 f0 0a 01 stxa %g0, [ %g0 + %g1 ] (80)
|
| 91 |
|
|
|
| 92 |
|
|
0000040180: c0 f0 0b 01 stxa %g0, [ %g0 + %g1 ] (88)
|
| 93 |
|
|
0000040184: a2 10 20 03 mov 3, %l1
|
| 94 |
|
|
0000040188: e2 f0 09 60 stxa %l1, [ %g0 ] (75)
|
| 95 |
|
|
000004018c: a2 10 20 03 mov 3, %l1
|
| 96 |
|
|
|
| 97 |
|
|
0000040190: 82 10 20 aa mov 0xaa, %g1
|
| 98 |
|
|
0000040194: 83 28 70 20 sllx %g1, 0x20, %g1
|
| 99 |
|
|
0000040198: e2 70 60 00 stx %l1, [ %g1 ]
|
| 100 |
|
|
000004019c: e2 70 60 40 stx %l1, [ %g1 + 0x40 ]
|
| 101 |
|
|
|
| 102 |
|
|
00000401a0: e2 70 60 80 stx %l1, [ %g1 + 0x80 ]
|
| 103 |
|
|
00000401a4: e2 70 60 c0 stx %l1, [ %g1 + 0xc0 ]
|
| 104 |
|
|
00000401a8: a3 46 80 00 rd %asr26, %l1
|
| 105 |
|
|
00000401ac: 03 00 00 07 sethi %hi(0x1c00), %g1
|
| 106 |
|
|
|
| 107 |
|
|
00000401b0: 82 10 63 00 or %g1, 0x300, %g1 ! 1f00
|
| 108 |
|
|
00000401b4: a2 0c 40 01 and %l1, %g1, %l1
|
| 109 |
|
|
00000401b8: a3 34 70 08 srlx %l1, 8, %l1
|
| 110 |
|
|
00000401bc: 03 00 00 00 sethi %hi(0), %g1
|
| 111 |
|
|
|
| 112 |
|
|
00000401c0: 05 00 01 30 sethi %hi(0x4c000), %g2
|
| 113 |
|
|
00000401c4: 82 10 60 00 mov %g1, %g1
|
| 114 |
|
|
00000401c8: 84 10 a0 00 mov %g2, %g2
|
| 115 |
|
|
00000401cc: 83 28 70 20 sllx %g1, 0x20, %g1
|
| 116 |
|
|
|
| 117 |
|
|
00000401d0: 84 10 80 01 or %g2, %g1, %g2
|
| 118 |
|
|
00000401d4: a3 2c 70 03 sllx %l1, 3, %l1
|
| 119 |
|
|
00000401d8: c4 58 80 11 ldx [ %g2 + %l1 ], %g2
|
| 120 |
|
|
00000401dc: 82 10 20 80 mov 0x80, %g1
|
| 121 |
|
|
|
| 122 |
|
|
00000401e0: c4 f0 4b 00 stxa %g2, [ %g1 ] (88)
|
| 123 |
|
|
00000401e4: 2f 00 02 00 sethi %hi(0x80000), %l7
|
| 124 |
|
|
00000401e8: 8b 9d c0 00 wrhpr %l7, %htba
|
| 125 |
|
|
00000401ec: 21 00 00 00 sethi %hi(0), %l0
|
| 126 |
|
|
|
| 127 |
|
|
00000401f0: 03 00 01 30 sethi %hi(0x4c000), %g1
|
| 128 |
|
|
00000401f4: a0 14 20 00 mov %l0, %l0
|
| 129 |
|
|
00000401f8: 82 10 61 40 or %g1, 0x140, %g1
|
| 130 |
|
|
00000401fc: a1 2c 30 20 sllx %l0, 0x20, %l0
|
| 131 |
|
|
|
| 132 |
|
|
0000040200: 82 10 40 10 or %g1, %l0, %g1
|
| 133 |
|
|
0000040204: 85 28 b0 07 sllx %g2, 7, %g2
|
| 134 |
|
|
0000040208: 82 00 40 02 add %g1, %g2, %g1
|
| 135 |
|
|
000004020c: e2 58 40 00 ldx [ %g1 ], %l1
|
| 136 |
|
|
|
| 137 |
|
|
0000040210: e2 f0 06 e0 stxa %l1, [ %g0 ] (55)
|
| 138 |
|
|
0000040214: e2 58 60 08 ldx [ %g1 + 8 ], %l1
|
| 139 |
|
|
0000040218: e2 f0 07 e0 stxa %l1, [ %g0 ] (63)
|
| 140 |
|
|
000004021c: e2 58 60 10 ldx [ %g1 + 0x10 ], %l1
|
| 141 |
|
|
|
| 142 |
|
|
0000040220: e2 f0 06 a0 stxa %l1, [ %g0 ] (53)
|
| 143 |
|
|
0000040224: e2 58 60 20 ldx [ %g1 + 0x20 ], %l1
|
| 144 |
|
|
0000040228: e2 f0 06 c0 stxa %l1, [ %g0 ] (54)
|
| 145 |
|
|
000004022c: e2 58 60 18 ldx [ %g1 + 0x18 ], %l1
|
| 146 |
|
|
|
| 147 |
|
|
0000040230: e2 f0 07 a0 stxa %l1, [ %g0 ] (61)
|
| 148 |
|
|
0000040234: e2 58 60 28 ldx [ %g1 + 0x28 ], %l1
|
| 149 |
|
|
0000040238: e2 f0 07 c0 stxa %l1, [ %g0 ] (62)
|
| 150 |
|
|
000004023c: e2 58 60 40 ldx [ %g1 + 0x40 ], %l1
|
| 151 |
|
|
|
| 152 |
|
|
0000040240: e2 f0 06 60 stxa %l1, [ %g0 ] (51)
|
| 153 |
|
|
0000040244: e2 58 60 48 ldx [ %g1 + 0x48 ], %l1
|
| 154 |
|
|
0000040248: e2 f0 07 60 stxa %l1, [ %g0 ] (59)
|
| 155 |
|
|
000004024c: e2 58 60 50 ldx [ %g1 + 0x50 ], %l1
|
| 156 |
|
|
|
| 157 |
|
|
0000040250: e2 f0 06 20 stxa %l1, [ %g0 ] (49)
|
| 158 |
|
|
0000040254: e2 58 60 60 ldx [ %g1 + 0x60 ], %l1
|
| 159 |
|
|
0000040258: e2 f0 06 40 stxa %l1, [ %g0 ] (50)
|
| 160 |
|
|
000004025c: e2 58 60 58 ldx [ %g1 + 0x58 ], %l1
|
| 161 |
|
|
|
| 162 |
|
|
0000040260: e2 f0 07 20 stxa %l1, [ %g0 ] (57)
|
| 163 |
|
|
0000040264: e2 58 60 68 ldx [ %g1 + 0x68 ], %l1
|
| 164 |
|
|
0000040268: e2 f0 07 40 stxa %l1, [ %g0 ] (58)
|
| 165 |
|
|
000004026c: 94 10 20 80 mov 0x80, %o2
|
| 166 |
|
|
|
| 167 |
|
|
0000040270: c0 f2 8a e0 stxa %g0, [ %o2 ] (87)
|
| 168 |
|
|
0000040274: c0 f2 8b e0 stxa %g0, [ %o2 ] (95)
|
| 169 |
|
|
0000040278: a2 10 20 08 mov 8, %l1
|
| 170 |
|
|
000004027c: c0 f4 44 20 stxa %g0, [ %l1 ] (33)
|
| 171 |
|
|
|
| 172 |
|
|
0000040280: a2 10 20 10 mov 0x10, %l1
|
| 173 |
|
|
0000040284: c0 f4 44 20 stxa %g0, [ %l1 ] (33)
|
| 174 |
|
|
0000040288: a2 10 20 0f mov 0xf, %l1
|
| 175 |
|
|
000004028c: e2 f0 08 a0 stxa %l1, [ %g0 ] (69)
|
| 176 |
|
|
|
| 177 |
|
|
0000040290: 03 00 00 00 sethi %hi(0), %g1
|
| 178 |
|
|
0000040294: 05 00 05 10 sethi %hi(0x144000), %g2
|
| 179 |
|
|
0000040298: 82 10 60 00 mov %g1, %g1
|
| 180 |
|
|
000004029c: 84 10 a0 00 mov %g2, %g2
|
| 181 |
|
|
|
| 182 |
|
|
00000402a0: 83 28 70 20 sllx %g1, 0x20, %g1
|
| 183 |
|
|
00000402a4: 84 10 80 01 or %g2, %g1, %g2
|
| 184 |
|
|
00000402a8: 87 48 00 00 rdhpr %hpstate, %g3
|
| 185 |
|
|
00000402ac: 8f 90 20 01 wrpr 1, %tl
|
| 186 |
|
|
|
| 187 |
|
|
00000402b0: 88 10 20 00 clr %g4
|
| 188 |
|
|
00000402b4: 83 99 00 00 wrhpr %g4, %htstate
|
| 189 |
|
|
00000402b8: 8f 90 20 00 wrpr 0, %tl
|
| 190 |
|
|
00000402bc: 90 10 20 00 clr %o0
|
| 191 |
|
|
|
| 192 |
|
|
00000402c0: 81 c0 80 00 jmp %g2
|
| 193 |
|
|
00000402c4: 81 98 28 00 wrhpr 0x800, %hpstate
|
| 194 |
|
|
00000402c8: 01 00 00 00 nop
|
| 195 |
|
|
00000402cc: 01 00 00 00 nop
|
| 196 |
|
|
|
| 197 |
|
|
00000402d0: 82 10 20 0f mov 0xf, %g1 ! f
|
| 198 |
|
|
00000402d4: c2 f0 08 a0 stxa %g1, [ %g0 ] (69)
|
| 199 |
|
|
00000402d8: c0 f0 08 60 stxa %g0, [ %g0 ] (67)
|
| 200 |
|
|
00000402dc: 83 48 00 00 rdhpr %hpstate, %g1
|
| 201 |
|
|
|
| 202 |
|
|
|
| 203 |
|
|
|
