OpenCores
URL https://opencores.org/ocsvn/s1_core/s1_core/trunk

Subversion Repositories s1_core

[/] [s1_core/] [trunk/] [hdl/] [filelist.icarus] - Blame information for rev 25

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 25 fafa1971 
$(S1_ROOT)/hdl/behav/sparc_libs/m1_lib.v
2 
$(S1_ROOT)/hdl/behav/sparc_libs/u1_lib.v
3 
$(S1_ROOT)/hdl/rtl/sparc_core/bw_r_cm16x40b.v
4 
$(S1_ROOT)/hdl/rtl/sparc_core/bw_r_cm16x40.v
5 
$(S1_ROOT)/hdl/rtl/sparc_core/bw_r_dcd.v
6 
$(S1_ROOT)/hdl/rtl/sparc_core/bw_r_dcm.v
7 
$(S1_ROOT)/hdl/rtl/sparc_core/bw_r_efa.v
8 
$(S1_ROOT)/hdl/rtl/sparc_core/bw_rf_16x65.v
9 
$(S1_ROOT)/hdl/rtl/sparc_core/bw_rf_16x81.v
10 
$(S1_ROOT)/hdl/rtl/sparc_core/bw_r_frf.v
11 
$(S1_ROOT)/hdl/rtl/sparc_core/bw_r_icd.v
12 
$(S1_ROOT)/hdl/rtl/sparc_core/bw_r_idct.v
13 
$(S1_ROOT)/hdl/rtl/sparc_core/bw_r_irf_register.v
14 
$(S1_ROOT)/hdl/rtl/sparc_core/bw_r_irf.v
15 
$(S1_ROOT)/hdl/rtl/sparc_core/bw_r_l2d_32k.v
16 
$(S1_ROOT)/hdl/rtl/sparc_core/bw_r_l2d_rep_bot.v
17 
$(S1_ROOT)/hdl/rtl/sparc_core/bw_r_l2d_rep_top.v
18 
$(S1_ROOT)/hdl/rtl/sparc_core/bw_r_l2d.v
19 
$(S1_ROOT)/hdl/rtl/sparc_core/bw_r_rf16x128d.v
20 
$(S1_ROOT)/hdl/rtl/sparc_core/bw_r_rf16x160.v
21 
$(S1_ROOT)/hdl/rtl/sparc_core/bw_r_rf16x32.v
22 
$(S1_ROOT)/hdl/rtl/sparc_core/bw_r_rf32x108.v
23 
$(S1_ROOT)/hdl/rtl/sparc_core/bw_r_rf32x152b.v
24 
$(S1_ROOT)/hdl/rtl/sparc_core/bw_r_rf32x80.v
25 
$(S1_ROOT)/hdl/rtl/sparc_core/bw_r_scm.v
26 
$(S1_ROOT)/hdl/rtl/sparc_core/bw_r_tlb.v
27 
$(S1_ROOT)/hdl/rtl/sparc_core/bw_clk_cclk_hdr_48x.v
28 
$(S1_ROOT)/hdl/rtl/sparc_core/bw_clk_cclk_hdr_64x.v
29 
$(S1_ROOT)/hdl/rtl/sparc_core/bw_clk_cclk_inv_128x.v
30 
$(S1_ROOT)/hdl/rtl/sparc_core/bw_clk_cclk_inv_48x.v
31 
$(S1_ROOT)/hdl/rtl/sparc_core/bw_clk_cclk_inv_64x.v
32 
$(S1_ROOT)/hdl/rtl/sparc_core/bw_clk_cclk_inv_96x.v
33 
$(S1_ROOT)/hdl/rtl/sparc_core/bw_clk_cclk_scanlasr_2x.v
34 
$(S1_ROOT)/hdl/rtl/sparc_core/bw_clk_cclk_sync.v
35 
$(S1_ROOT)/hdl/rtl/sparc_core/bw_clk_gclk_center_3inv.v
36 
$(S1_ROOT)/hdl/rtl/sparc_core/bw_clk_gclk_inv_192x.v
37 
$(S1_ROOT)/hdl/rtl/sparc_core/bw_clk_gclk_inv_224x.v
38 
$(S1_ROOT)/hdl/rtl/sparc_core/bw_clk_gclk_inv_288x.v
39 
$(S1_ROOT)/hdl/rtl/sparc_core/bw_clk_gclk_inv_r90_192x.v
40 
$(S1_ROOT)/hdl/rtl/sparc_core/bw_clk_gclk_inv_r90_224x.v
41 
$(S1_ROOT)/hdl/rtl/sparc_core/bw_clk_gclk_inv_r90_256x.v
42 
$(S1_ROOT)/hdl/rtl/sparc_core/bw_clk_gclk_sctag_3inv.v
43 
$(S1_ROOT)/hdl/rtl/sparc_core/bw_clk_gl_fdbk.v
44 
$(S1_ROOT)/hdl/rtl/sparc_core/bw_clk_gl_hz.v
45 
$(S1_ROOT)/hdl/rtl/sparc_core/bw_clk_gl_rstce_rtl.v
46 
$(S1_ROOT)/hdl/rtl/sparc_core/bw_clk_gl.v
47 
$(S1_ROOT)/hdl/rtl/sparc_core/bw_clk_gl_vrt_all.v
48 
$(S1_ROOT)/hdl/rtl/sparc_core/flop_rptrs_xa0.v
49 
$(S1_ROOT)/hdl/rtl/sparc_core/flop_rptrs_xa1.v
50 
$(S1_ROOT)/hdl/rtl/sparc_core/flop_rptrs_xb0.v
51 
$(S1_ROOT)/hdl/rtl/sparc_core/flop_rptrs_xb1.v
52 
$(S1_ROOT)/hdl/rtl/sparc_core/flop_rptrs_xb2.v
53 
$(S1_ROOT)/hdl/rtl/sparc_core/flop_rptrs_xb3.v
54 
$(S1_ROOT)/hdl/rtl/sparc_core/flop_rptrs_xc0.v
55 
$(S1_ROOT)/hdl/rtl/sparc_core/flop_rptrs_xc1.v
56 
$(S1_ROOT)/hdl/rtl/sparc_core/flop_rptrs_xc2.v
57 
$(S1_ROOT)/hdl/rtl/sparc_core/flop_rptrs_xc3.v
58 
$(S1_ROOT)/hdl/rtl/sparc_core/flop_rptrs_xc4.v
59 
$(S1_ROOT)/hdl/rtl/sparc_core/flop_rptrs_xc5.v
60 
$(S1_ROOT)/hdl/rtl/sparc_core/flop_rptrs_xc6.v
61 
$(S1_ROOT)/hdl/rtl/sparc_core/flop_rptrs_xc7.v
62 
$(S1_ROOT)/hdl/rtl/sparc_core/bw_rng.v
63 
$(S1_ROOT)/hdl/rtl/sparc_core/cluster_header.v
64 
$(S1_ROOT)/hdl/rtl/sparc_core/cluster_header_ctu.v
65 
$(S1_ROOT)/hdl/rtl/sparc_core/cluster_header_dup.v
66 
$(S1_ROOT)/hdl/rtl/sparc_core/cluster_header_sync.v
67 
$(S1_ROOT)/hdl/rtl/sparc_core/cmp_sram_redhdr.v
68 
$(S1_ROOT)/hdl/rtl/sparc_core/dbl_buf.v
69 
$(S1_ROOT)/hdl/rtl/sparc_core/swrvr_clib.v
70 
$(S1_ROOT)/hdl/rtl/sparc_core/swrvr_dlib.v
71 
$(S1_ROOT)/hdl/rtl/sparc_core/sync_pulse_synchronizer.v
72 
$(S1_ROOT)/hdl/rtl/sparc_core/synchronizer_asr.v
73 
$(S1_ROOT)/hdl/rtl/sparc_core/test_stub_bist.v
74 
$(S1_ROOT)/hdl/rtl/sparc_core/synchronizer_asr_dup.v
75 
$(S1_ROOT)/hdl/rtl/sparc_core/test_stub_scan.v
76 
$(S1_ROOT)/hdl/rtl/sparc_core/ucb_bus_in.v
77 
$(S1_ROOT)/hdl/rtl/sparc_core/ucb_bus_out.v
78 
$(S1_ROOT)/hdl/rtl/sparc_core/ucb_flow_2buf.v
79 
$(S1_ROOT)/hdl/rtl/sparc_core/ucb_flow_jbi.v
80 
$(S1_ROOT)/hdl/rtl/sparc_core/ucb_flow_spi.v
81 
$(S1_ROOT)/hdl/rtl/sparc_core/ucb_noflow.v
82 
$(S1_ROOT)/hdl/rtl/sparc_core/mul64.v
83 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_exu.v
84 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_exu_alu.v
85 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_exu_alu_16eql.v
86 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_exu_aluadder64.v
87 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_exu_aluaddsub.v
88 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_exu_alulogic.v
89 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_exu_aluor32.v
90 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_exu_aluspr.v
91 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_exu_aluzcmp64.v
92 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_exu_byp.v
93 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_exu_byp_eccgen.v
94 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_exu_div.v
95 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_exu_div_32eql.v
96 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_exu_div_yreg.v
97 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_exu_ecc.v
98 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_exu_ecc_dec.v
99 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_exu_ecl.v
100 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_exu_ecl_cnt6.v
101 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_exu_ecl_divcntl.v
102 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_exu_ecl_eccctl.v
103 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_exu_ecl_mdqctl.v
104 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_exu_ecl_wb.v
105 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_exu_eclbyplog.v
106 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_exu_eclbyplog_rs1.v
107 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_exu_eclccr.v
108 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_exu_eclcomp7.v
109 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_exu_reg.v
110 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_exu_rml.v
111 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_exu_rml_cwp.v
112 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_exu_rml_inc3.v
113 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_exu_rndrob.v
114 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_exu_shft.v
115 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_ffu.v
116 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_ffu_ctl.v
117 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_ffu_ctl_visctl.v
118 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_ffu_dp.v
119 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_ffu_part_add32.v
120 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_ffu_vis.v
121 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_ifu.v
122 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_ifu_cmp35.v
123 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_ifu_ctr5.v
124 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_ifu_dcl.v
125 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_ifu_dec.v
126 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_ifu_errctl.v
127 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_ifu_errdp.v
128 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_ifu_fcl.v
129 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_ifu_fdp.v
130 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_ifu_ifqctl.v
131 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_ifu_ifqdp.v
132 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_ifu_imd.v
133 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_ifu_incr46.v
134 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_ifu_invctl.v
135 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_ifu_lfsr5.v
136 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_ifu_lru4.v
137 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_ifu_mbist.v
138 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_ifu_milfsm.v
139 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_ifu_par16.v
140 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_ifu_par32.v
141 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_ifu_par34.v
142 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_ifu_rndrob.v
143 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_ifu_sscan.v
144 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_ifu_swl.v
145 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_ifu_swpla.v
146 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_ifu_thrcmpl.v
147 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_ifu_thrfsm.v
148 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_ifu_wseldp.v
149 
$(S1_ROOT)/hdl/rtl/sparc_core/lsu.v
150 
$(S1_ROOT)/hdl/rtl/sparc_core/lsu_asi_decode.v
151 
$(S1_ROOT)/hdl/rtl/sparc_core/lsu_dc_parity_gen.v
152 
$(S1_ROOT)/hdl/rtl/sparc_core/lsu_dcache_lfsr.v
153 
$(S1_ROOT)/hdl/rtl/sparc_core/lsu_dcdp.v
154 
$(S1_ROOT)/hdl/rtl/sparc_core/lsu_dctl.v
155 
$(S1_ROOT)/hdl/rtl/sparc_core/lsu_dctldp.v
156 
$(S1_ROOT)/hdl/rtl/sparc_core/lsu_excpctl.v
157 
$(S1_ROOT)/hdl/rtl/sparc_core/lsu_pcx_qmon.v
158 
$(S1_ROOT)/hdl/rtl/sparc_core/lsu_qctl1.v
159 
$(S1_ROOT)/hdl/rtl/sparc_core/lsu_qctl2.v
160 
$(S1_ROOT)/hdl/rtl/sparc_core/lsu_qdp1.v
161 
$(S1_ROOT)/hdl/rtl/sparc_core/lsu_qdp2.v
162 
$(S1_ROOT)/hdl/rtl/sparc_core/lsu_rrobin_picker2.v
163 
$(S1_ROOT)/hdl/rtl/sparc_core/lsu_stb_ctl.v
164 
$(S1_ROOT)/hdl/rtl/sparc_core/lsu_stb_ctldp.v
165 
$(S1_ROOT)/hdl/rtl/sparc_core/lsu_stb_rwctl.v
166 
$(S1_ROOT)/hdl/rtl/sparc_core/lsu_stb_rwdp.v
167 
$(S1_ROOT)/hdl/rtl/sparc_core/lsu_tagdp.v
168 
$(S1_ROOT)/hdl/rtl/sparc_core/lsu_tlbdp.v
169 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_mul_cntl.v
170 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_mul_dp.v
171 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_mul_top.v
172 
$(S1_ROOT)/hdl/rtl/sparc_core/bw_clk_cl_sparc_cmp.v
173 
$(S1_ROOT)/hdl/rtl/sparc_core/cpx_spc_buf.v
174 
$(S1_ROOT)/hdl/rtl/sparc_core/cpx_spc_rpt.v
175 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc.v
176 
$(S1_ROOT)/hdl/rtl/sparc_core/spc_pcx_buf.v
177 
$(S1_ROOT)/hdl/rtl/sparc_core/spu.v
178 
$(S1_ROOT)/hdl/rtl/sparc_core/spu_ctl.v
179 
$(S1_ROOT)/hdl/rtl/sparc_core/spu_lsurpt.v
180 
$(S1_ROOT)/hdl/rtl/sparc_core/spu_lsurpt1.v
181 
$(S1_ROOT)/hdl/rtl/sparc_core/spu_maaddr.v
182 
$(S1_ROOT)/hdl/rtl/sparc_core/spu_maaeqb.v
183 
$(S1_ROOT)/hdl/rtl/sparc_core/spu_mactl.v
184 
$(S1_ROOT)/hdl/rtl/sparc_core/spu_madp.v
185 
$(S1_ROOT)/hdl/rtl/sparc_core/spu_maexp.v
186 
$(S1_ROOT)/hdl/rtl/sparc_core/spu_mald.v
187 
$(S1_ROOT)/hdl/rtl/sparc_core/spu_mamul.v
188 
$(S1_ROOT)/hdl/rtl/sparc_core/spu_mared.v
189 
$(S1_ROOT)/hdl/rtl/sparc_core/spu_mast.v
190 
$(S1_ROOT)/hdl/rtl/sparc_core/spu_wen.v
191 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_tlu_dec64.v
192 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_tlu_intctl.v
193 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_tlu_intdp.v
194 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_tlu_penc64.v
195 
$(S1_ROOT)/hdl/rtl/sparc_core/sparc_tlu_zcmp64.v
196 
$(S1_ROOT)/hdl/rtl/sparc_core/tlu.v
197 
$(S1_ROOT)/hdl/rtl/sparc_core/tlu_addern_32.v
198 
$(S1_ROOT)/hdl/rtl/sparc_core/tlu_hyperv.v
199 
$(S1_ROOT)/hdl/rtl/sparc_core/tlu_incr64.v
200 
$(S1_ROOT)/hdl/rtl/sparc_core/tlu_misctl.v
201 
$(S1_ROOT)/hdl/rtl/sparc_core/tlu_mmu_ctl.v
202 
$(S1_ROOT)/hdl/rtl/sparc_core/tlu_mmu_dp.v
203 
$(S1_ROOT)/hdl/rtl/sparc_core/tlu_pib.v
204 
$(S1_ROOT)/hdl/rtl/sparc_core/tlu_prencoder16.v
205 
$(S1_ROOT)/hdl/rtl/sparc_core/tlu_rrobin_picker.v
206 
$(S1_ROOT)/hdl/rtl/sparc_core/tlu_tcl.v
207 
$(S1_ROOT)/hdl/rtl/sparc_core/tlu_tdp.v
208 
$(S1_ROOT)/hdl/rtl/s1_top/rst_ctrl.v
209 
$(S1_ROOT)/hdl/rtl/s1_top/int_ctrl.v
210 
$(S1_ROOT)/hdl/rtl/s1_top/spc2wbm.v
211 
$(S1_ROOT)/hdl/rtl/s1_top/s1_top.v
212 
$(S1_ROOT)/hdl/behav/testbench/mem_harness.v
213 
$(S1_ROOT)/hdl/behav/testbench/testbench.v
214 
+incdir+$(S1_ROOT)/hdl/rtl/sparc_core/include
215 
+incdir+$(S1_ROOT)/hdl/rtl/s1_top
216 
+define+FPGA_SYN
217 
+define+FPGA_SYN_1THREAD
218 
+define+FPGA_SYN_NO_SPU

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.