OpenCores
URL https://opencores.org/ocsvn/s1_core/s1_core/trunk

Subversion Repositories s1_core

[/] [s1_core/] [trunk/] [hdl/] [rtl/] [sparc_core/] [sparc_ifu_lru4.v] - Blame information for rev 113

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 95 fafa1971
// ========== Copyright Header Begin ==========================================
2
// 
3
// OpenSPARC T1 Processor File: sparc_ifu_lru4.v
4
// Copyright (c) 2006 Sun Microsystems, Inc.  All Rights Reserved.
5
// DO NOT ALTER OR REMOVE COPYRIGHT NOTICES.
6
// 
7
// The above named program is free software; you can redistribute it and/or
8
// modify it under the terms of the GNU General Public
9
// License version 2 as published by the Free Software Foundation.
10
// 
11
// The above named program is distributed in the hope that it will be 
12
// useful, but WITHOUT ANY WARRANTY; without even the implied warranty of
13
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
14
// General Public License for more details.
15
// 
16
// You should have received a copy of the GNU General Public
17
// License along with this work; if not, write to the Free Software
18
// Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301, USA.
19
// 
20
// ========== Copyright Header End ============================================
21 113 albert.wat
`ifdef SIMPLY_RISC_TWEAKS
22
`define SIMPLY_RISC_SCANIN .si(0)
23
`else
24
`define SIMPLY_RISC_SCANIN .si()
25
`endif
26 95 fafa1971
////////////////////////////////////////////////////////////////////////
27
/*
28
//  Module Name: sparc_ifu_lru4
29
//  Description:
30
//  LRU scheduler.  Least priority to the last granted
31
//  customer.  If no requests, the priority remains the same.
32
*/
33
////////////////////////////////////////////////////////////////////////
34
 
35
module sparc_ifu_lru4(/*AUTOARG*/
36
   // Outputs
37
   grant_vec, so,
38
   // Inputs
39
   clk, reset, se, si, recent_vec, load_recent, req_vec, spec_vec,
40
   use_spec
41
   );
42
 
43
   input     clk, reset, se, si;
44
 
45
   input [3:0] recent_vec;
46
   input       load_recent;
47
   input [3:0] req_vec,
48
               spec_vec;
49
 
50
   input       use_spec;
51
 
52
   output [3:0] grant_vec;
53
 
54
   output       so;
55
 
56
 
57
   wire [3:0]   used0,  // used0 is mru
58
                            used1,
59
                            used2,
60
                            used3;  // used3 is lru
61
 
62
   wire [3:0]   used23,
63
                used23_nxt;
64
 
65
   wire [3:0]   used0_buf,
66
                            used1_buf,
67
                            used2_buf,
68
                            used3_buf;
69
 
70
   wire [3:0]   sp_used0,
71
                            sp_used1,
72
                            sp_used2,
73
                            sp_used3;
74
   wire [3:0]   nosp_used0,
75
                            nosp_used1,
76
                            nosp_used2,
77
                            nosp_used3;
78
 
79
   wire [3:0]   used0_calc,
80
                            used0_nxt,
81
                            used1_calc,
82
                            used1_nxt,
83
                            used2_calc,
84
                            used2_nxt,
85
                            used3_calc,
86
                            used3_nxt;
87
 
88
   wire         hit1,
89
                            hit2,
90
                            hit3;
91
 
92
   wire [3:0]   nospec_grant,
93
                spec_grant;
94
 
95
   wire         reqhit1,
96
                            reqhit2,
97
                            reqhit3,
98
                reqhit23;
99
 
100
   wire         spechit1,
101
                            spechit2,
102
                            spechit3,
103
                spechit23;
104
 
105
   wire         sel_u0,
106
                            sel_u1,
107
                            sel_u2,
108
                            sel_u3;
109
 
110
   wire         sel_su0,
111
                            sel_su1,
112
                            sel_su2,
113
                            sel_su3;
114
 
115
   dp_buffer #(4) use_buf0(.dout(used0_buf),
116
                      .in  (used0));
117
   dp_buffer #(4) use_buf1(.dout(used1_buf),
118
                      .in  (used1));
119
   dp_buffer #(4) use_buf2(.dout(used2_buf),
120
                      .in  (used2));
121
   dp_buffer #(4) use_buf3(.dout(used3_buf),
122
                      .in  (used3));
123
 
124
 
125
   // determine lru order for next cycle
126
//   assign hit0 = (used0_buf[0] & recent_vec[0] |
127
//                            used0_buf[1] & recent_vec[1] |
128
//                            used0_buf[2] & recent_vec[2] |
129
//                            used0_buf[3] & recent_vec[3]) & load_recent;
130
 
131
   assign hit1 = (used1_buf[0] & recent_vec[0] |
132
                              used1_buf[1] & recent_vec[1] |
133
                              used1_buf[2] & recent_vec[2] |
134
                              used1_buf[3] & recent_vec[3]) & load_recent;
135
 
136
   assign hit2 = (used2_buf[0] & recent_vec[0] |
137
                              used2_buf[1] & recent_vec[1] |
138
                              used2_buf[2] & recent_vec[2] |
139
                              used2_buf[3] & recent_vec[3]) & load_recent;
140
 
141
   assign hit3 = (used3_buf[0] & recent_vec[0] |
142
                              used3_buf[1] & recent_vec[1] |
143
                              used3_buf[2] & recent_vec[2] |
144
                              used3_buf[3] & recent_vec[3]) & load_recent;
145
 
146
 
147
   assign  used0_calc = load_recent          ?  recent_vec : used0_buf;
148
   assign  used1_calc = (hit3 | hit2 | hit1) ?  used0_buf  : used1_buf;
149
   assign  used2_calc = (hit3 | hit2)        ?  used1_buf  : used2_buf;
150
   assign  used3_calc = (hit3)               ?  used2_buf  : used3_buf;
151
 
152
   assign  used0_nxt = reset ? 4'b0001 : used0_calc;
153
   assign  used1_nxt = reset ? 4'b0010 : used1_calc;
154
   assign  used2_nxt = reset ? 4'b0100 : used2_calc;
155
   assign  used3_nxt = reset ? 4'b1000 : used3_calc;
156
 
157
   // use 4X4 matrix to hold lru info
158 113 albert.wat
   dff_s #(4) use0_reg(.din (used0_nxt),
159 95 fafa1971
                                 .q   (used0),
160 113 albert.wat
                                 .clk (clk), .se(se), `SIMPLY_RISC_SCANIN, .so());
161 95 fafa1971
 
162 113 albert.wat
   dff_s #(4) use1_reg(.din (used1_nxt),
163 95 fafa1971
                                 .q   (used1),
164 113 albert.wat
                                 .clk (clk), .se(se), `SIMPLY_RISC_SCANIN, .so());
165 95 fafa1971
 
166 113 albert.wat
   dff_s #(4) use2_reg(.din (used2_nxt),
167 95 fafa1971
                                 .q   (used2),
168 113 albert.wat
                                 .clk (clk), .se(se), `SIMPLY_RISC_SCANIN, .so());
169 95 fafa1971
 
170
   // used3 is lru
171 113 albert.wat
   dff_s #(4) use3_reg(.din (used3_nxt),
172 95 fafa1971
                                 .q   (used3),
173 113 albert.wat
                                 .clk (clk), .se(se), `SIMPLY_RISC_SCANIN, .so());
174 95 fafa1971
 
175
   assign  used23_nxt = used2_nxt | used3_nxt;
176
 
177 113 albert.wat
   dff_s #(4) use23_reg(.din (used23_nxt),
178 95 fafa1971
                                 .q   (used23),
179 113 albert.wat
                                 .clk (clk), .se(se), `SIMPLY_RISC_SCANIN, .so());
180 95 fafa1971
 
181
 
182
   // grant request based on lru
183
 
184
// save some loading on req_vec by not doing this   
185
//   assign  reqhit0 = (used0[0] & req_vec[0] |
186
//                    used0[1] & req_vec[1] |
187
//                    used0[2] & req_vec[2] |
188
//                    used0[3] & req_vec[3]);
189
 
190
   assign  reqhit1 = (used1[0] & req_vec[0] |
191
                                  used1[1] & req_vec[1] |
192
                                  used1[2] & req_vec[2] |
193
                                  used1[3] & req_vec[3]);
194
 
195
   assign  reqhit2 = (used2[0] & req_vec[0] |
196
                                  used2[1] & req_vec[1] |
197
                                  used2[2] & req_vec[2] |
198
                                  used2[3] & req_vec[3]);
199
 
200
   assign  reqhit3 = (used3[0] & req_vec[0] |
201
                                  used3[1] & req_vec[1] |
202
                                  used3[2] & req_vec[2] |
203
                                  used3[3] & req_vec[3]);
204
 
205
   assign  reqhit23 = (used23[0] & req_vec[0] |
206
                                   used23[1] & req_vec[1] |
207
                                   used23[2] & req_vec[2] |
208
                                   used23[3] & req_vec[3]);
209
 
210
   assign  sel_u3 = reqhit3;
211
   assign  sel_u2 = ~reqhit3 & reqhit2;
212
   assign  sel_u1 = ~reqhit23 & reqhit1;
213
   assign  sel_u0 = ~reqhit23 & ~reqhit1;
214
 
215
   assign  nosp_used0 = used0 & {4{~use_spec}};
216
   assign  nosp_used1 = used1 & {4{~use_spec}};
217
   assign  nosp_used2 = used2 & {4{~use_spec}};
218
   assign  nosp_used3 = used3 & {4{~use_spec}};
219
 
220
   mux4ds #(4) nsgnt_mux(.dout (nospec_grant),
221
                                     .in0  (nosp_used0),
222
                                     .in1  (nosp_used1),
223
                                     .in2  (nosp_used2),
224
                                     .in3  (nosp_used3),
225
                                     .sel0 (sel_u0),
226
                                     .sel1 (sel_u1),
227
                                     .sel2 (sel_u2),
228
                                     .sel3 (sel_u3));
229
 
230
   assign  spechit1 = (used1[0] & spec_vec[0] |
231
                                   used1[1] & spec_vec[1] |
232
                                   used1[2] & spec_vec[2] |
233
                                   used1[3] & spec_vec[3]);
234
 
235
   assign  spechit2 = (used2[0] & spec_vec[0] |
236
                                   used2[1] & spec_vec[1] |
237
                                   used2[2] & spec_vec[2] |
238
                                   used2[3] & spec_vec[3]);
239
 
240
   assign  spechit3 = (used3[0] & spec_vec[0] |
241
                                   used3[1] & spec_vec[1] |
242
                                   used3[2] & spec_vec[2] |
243
                                   used3[3] & spec_vec[3]);
244
 
245
   assign  spechit23 = (used23[0] & spec_vec[0] |
246
                                    used23[1] & spec_vec[1] |
247
                                    used23[2] & spec_vec[2] |
248
                                    used23[3] & spec_vec[3]);
249
 
250
   assign  sel_su3 = spechit3;
251
   assign  sel_su2 = ~spechit3 & spechit2;
252
   assign  sel_su1 = ~spechit23 & spechit1;
253
   assign  sel_su0 = ~spechit23 & ~spechit1;
254
 
255
   assign  sp_used0 = used0 & {4{use_spec}};
256
   assign  sp_used1 = used1 & {4{use_spec}};
257
   assign  sp_used2 = used2 & {4{use_spec}};
258
   assign  sp_used3 = used3 & {4{use_spec}};
259
 
260
   mux4ds #(4) sgnt_mux(.dout (spec_grant),
261
                                  .in0  (sp_used0),
262
                                  .in1  (sp_used1),
263
                                  .in2  (sp_used2),
264
                                  .in3  (sp_used3),
265
                                  .sel0 (sel_su0),
266
                                  .sel1 (sel_su1),
267
                                  .sel2 (sel_su2),
268
                                  .sel3 (sel_su3));
269
 
270
   assign  grant_vec = spec_grant | nospec_grant;
271
 
272
 
273
endmodule // sparc_ifu_lru4
274
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.