OpenCores
URL https://opencores.org/ocsvn/s1_core/s1_core/trunk

Subversion Repositories s1_core

[/] [s1_core/] [trunk/] [hdl/] [rtl/] [sparc_core/] [sparc_ifu_rndrob.v] - Blame information for rev 113

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 95 fafa1971
// ========== Copyright Header Begin ==========================================
2
// 
3
// OpenSPARC T1 Processor File: sparc_ifu_rndrob.v
4
// Copyright (c) 2006 Sun Microsystems, Inc.  All Rights Reserved.
5
// DO NOT ALTER OR REMOVE COPYRIGHT NOTICES.
6
// 
7
// The above named program is free software; you can redistribute it and/or
8
// modify it under the terms of the GNU General Public
9
// License version 2 as published by the Free Software Foundation.
10
// 
11
// The above named program is distributed in the hope that it will be 
12
// useful, but WITHOUT ANY WARRANTY; without even the implied warranty of
13
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
14
// General Public License for more details.
15
// 
16
// You should have received a copy of the GNU General Public
17
// License along with this work; if not, write to the Free Software
18
// Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301, USA.
19
// 
20
// ========== Copyright Header End ============================================
21 113 albert.wat
`ifdef SIMPLY_RISC_TWEAKS
22
`define SIMPLY_RISC_SCANIN .si(0)
23
`else
24
`define SIMPLY_RISC_SCANIN .si()
25
`endif
26 95 fafa1971
////////////////////////////////////////////////////////////////////////
27
/*
28
//  Module Name: sparc_ifu_rndrob
29
//  Description:
30
//  Round robin scheduler.  Least priority to the last granted
31
//  customer.  If no requests, the priority remains the same.
32
//
33
*/
34
////////////////////////////////////////////////////////////////////////
35
 
36
module sparc_ifu_rndrob(/*AUTOARG*/
37
   // Outputs
38
   grant_vec, so,
39
   // Inputs
40
   clk, reset, se, si, req_vec, advance, rst_tri_enable
41
   );
42
 
43
   input     clk, reset, se, si;
44
 
45
   input [3:0]  req_vec;
46
 
47
   input        advance;
48
   input        rst_tri_enable;
49
 
50
   output [3:0] grant_vec;
51
 
52
   output       so;
53
 
54
   wire [3:0]    next_pv,
55
                pv,
56
                gv,
57
                park_vec;
58
 
59
 
60
   assign       pv =  advance ? grant_vec :
61
                                park_vec;
62
 
63
   assign       next_pv[3:1] = pv[3:1] & {3{~reset}};
64
   assign       next_pv[0] = pv[0] | reset;
65
 
66 113 albert.wat
   dff_s #4  park_reg(.din  (next_pv),
67 95 fafa1971
                    .clk  (clk),
68
                    .q    (park_vec),
69 113 albert.wat
                    .se   (se), `SIMPLY_RISC_SCANIN, .so());
70 95 fafa1971
 
71
   // if noone requests, don't advance, otherwise we'll go back to 0
72
   // and will not be fair to other requestors
73
   assign gv[0] = park_vec[3] & req_vec[0] |
74
                  park_vec[2] & ~req_vec[3] & req_vec[0] |
75
                  park_vec[1] & ~req_vec[2] & ~req_vec[3] & req_vec[0] |
76
                  ~req_vec[1] & ~req_vec[2] & ~req_vec[3];
77
 
78
   assign gv[1] = park_vec[0] & req_vec[1] |
79
                  park_vec[3] & ~req_vec[0] & req_vec[1] |
80
                  park_vec[2] & ~req_vec[3] & ~req_vec[0] & req_vec[1] |
81
                  req_vec[1] & ~req_vec[2] & ~req_vec[3] & ~req_vec[0];
82
 
83
   assign gv[2] = park_vec[1] & req_vec[2] |
84
                  park_vec[0] & ~req_vec[1] & req_vec[2] |
85
                  park_vec[3] & ~req_vec[0] & ~req_vec[1] & req_vec[2] |
86
                  req_vec[2] & ~req_vec[3] & ~req_vec[0] & ~req_vec[1];
87
 
88
   assign gv[3] = park_vec[2] & req_vec[3] |
89
                  park_vec[1] & ~req_vec[2] & req_vec[3] |
90
                  park_vec[0] & ~req_vec[1] & ~req_vec[2] & req_vec[3] |
91
                  req_vec[3] & ~req_vec[0] & ~req_vec[1] & ~req_vec[2];
92
 
93
   assign grant_vec[0] = gv[0] | rst_tri_enable;
94
   assign grant_vec[3:1] = gv[3:1] & {3{~rst_tri_enable}};
95
 
96
 
97
endmodule // sparc_ifu_rndrob
98
 
99
 
100
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.