OpenCores
URL https://opencores.org/ocsvn/s1_core/s1_core/trunk

Subversion Repositories s1_core

[/] [s1_core/] [trunk/] [hdl/] [rtl/] [sparc_core/] [sparc_ifu_sscan.v] - Blame information for rev 114

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 95 fafa1971
// ========== Copyright Header Begin ==========================================
2
// 
3
// OpenSPARC T1 Processor File: sparc_ifu_sscan.v
4
// Copyright (c) 2006 Sun Microsystems, Inc.  All Rights Reserved.
5
// DO NOT ALTER OR REMOVE COPYRIGHT NOTICES.
6
// 
7
// The above named program is free software; you can redistribute it and/or
8
// modify it under the terms of the GNU General Public
9
// License version 2 as published by the Free Software Foundation.
10
// 
11
// The above named program is distributed in the hope that it will be 
12
// useful, but WITHOUT ANY WARRANTY; without even the implied warranty of
13
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
14
// General Public License for more details.
15
// 
16
// You should have received a copy of the GNU General Public
17
// License along with this work; if not, write to the Free Software
18
// Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301, USA.
19
// 
20
// ========== Copyright Header End ============================================
21 113 albert.wat
`ifdef SIMPLY_RISC_TWEAKS
22
`define SIMPLY_RISC_SCANIN .si(0)
23
`else
24
`define SIMPLY_RISC_SCANIN .si()
25
`endif
26 95 fafa1971
module sparc_ifu_sscan( ctu_sscan_snap, ctu_sscan_se, ctu_tck, lsu_sscan_test_data,
27
tlu_sscan_test_data, swl_sscan_thrstate, ifq_sscan_test_data, sparc_sscan_so, rclk, si, so, se);
28
 
29
input ctu_sscan_snap;
30
input ctu_sscan_se;
31
input ctu_tck;
32
input si;
33
input se;
34
input [10:0] swl_sscan_thrstate;
35
input [3:0] ifq_sscan_test_data;
36
input [15:0] lsu_sscan_test_data;
37
input [62:0] tlu_sscan_test_data;
38
input rclk;
39
 
40
output sparc_sscan_so;
41
output so;
42
 
43
//////////////////////////////////////////////////////////////////
44
 
45
wire snap_f;
46
wire [93:0] snap_data, snap_data_f, snap_data_ff;
47
 
48 113 albert.wat
`ifdef CONNECT_SHADOW_SCAN
49
wire [92:0] sscan_shift_data;
50
`endif
51 95 fafa1971
 
52
////////
53
 
54 113 albert.wat
dff_s #(1) snap_inst0(.q(snap_f), .din(ctu_sscan_snap), .clk(rclk), .se(se), `SIMPLY_RISC_SCANIN, .so());
55 95 fafa1971
 
56
assign snap_data = {ifq_sscan_test_data, tlu_sscan_test_data, lsu_sscan_test_data, swl_sscan_thrstate};
57
 
58 113 albert.wat
dffe_s #(94) snap_inst1(.q(snap_data_f), .din(snap_data), .clk(rclk), .en(snap_f), .se(se), `SIMPLY_RISC_SCANIN, .so());
59 95 fafa1971
 
60 113 albert.wat
`ifdef CONNECT_SHADOW_SCAN
61
dff_sscan #(94) snap_inst2(.q(snap_data_ff), .din(snap_data_f), .clk(ctu_tck), .se(ctu_sscan_se),
62
                     .si({sscan_shift_data, 1'b0}),
63
                     .so({sparc_sscan_so, sscan_shift_data}));
64
`else
65
dff_s #(94) snap_inst2(.q(snap_data_ff), .din(snap_data_f), .clk(ctu_tck), .se(ctu_sscan_se),
66
                     `SIMPLY_RISC_SCANIN, .so());
67 95 fafa1971
 
68
assign sparc_sscan_so = 1'b0;
69 113 albert.wat
`endif
70 95 fafa1971
 
71
sink #(94) s0(.in (snap_data_ff));
72
 
73
 
74
endmodule

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.