1 |
7 |
fafa1971 |
#!/bin/bash
|
2 |
|
|
|
3 |
109 |
albert.wat |
test_var S1_ROOT
|
4 |
86 |
fafa1971 |
|
5 |
7 |
fafa1971 |
# Create the Icarus filelist (for Icarus simulation)
|
6 |
|
|
rm -f $FILELIST_ICARUS
|
7 |
|
|
touch $FILELIST_ICARUS
|
8 |
|
|
find $S1_ROOT/hdl/behav/sparc_libs -name "*.v" >> $FILELIST_ICARUS
|
9 |
|
|
find $S1_ROOT/hdl/rtl/sparc_core -name "*.v" >> $FILELIST_ICARUS
|
10 |
|
|
echo $S1_ROOT/hdl/rtl/s1_top/rst_ctrl.v >> $FILELIST_ICARUS
|
11 |
|
|
echo $S1_ROOT/hdl/rtl/s1_top/int_ctrl.v >> $FILELIST_ICARUS
|
12 |
|
|
echo $S1_ROOT/hdl/rtl/s1_top/spc2wbm.v >> $FILELIST_ICARUS
|
13 |
|
|
echo $S1_ROOT/hdl/rtl/s1_top/s1_top.v >> $FILELIST_ICARUS
|
14 |
|
|
echo $S1_ROOT/hdl/behav/testbench/mem_harness.v >> $FILELIST_ICARUS
|
15 |
|
|
echo $S1_ROOT/hdl/behav/testbench/testbench.v >> $FILELIST_ICARUS
|
16 |
61 |
fafa1971 |
# echo "+incdir+"`find $S1_ROOT/hdl/rtl/sparc_core -name "include"` >> $FILELIST_ICARUS
|
17 |
7 |
fafa1971 |
echo "+incdir+"$S1_ROOT/hdl/rtl/s1_top >> $FILELIST_ICARUS
|
18 |
16 |
fafa1971 |
echo "+define+FPGA_SYN" >> $FILELIST_ICARUS
|
19 |
|
|
echo "+define+FPGA_SYN_1THREAD" >> $FILELIST_ICARUS
|
20 |
|
|
echo "+define+FPGA_SYN_NO_SPU" >> $FILELIST_ICARUS
|
21 |
61 |
fafa1971 |
echo "+define+DEBUG" >> $FILELIST_ICARUS
|
22 |
7 |
fafa1971 |
|
23 |
|
|
# Create the VCS filelist (for Synopsys simulation)
|
24 |
|
|
rm -f $FILELIST_VCS
|
25 |
|
|
touch $FILELIST_VCS
|
26 |
|
|
find $S1_ROOT/hdl/behav/sparc_libs -name "*.v" >> $FILELIST_VCS
|
27 |
|
|
find $S1_ROOT/hdl/rtl/sparc_core -name "*.v" >> $FILELIST_VCS
|
28 |
|
|
sed -e 's/^/\-v /g' $FILELIST_VCS > temp.v
|
29 |
|
|
mv -f temp.v $FILELIST_VCS
|
30 |
|
|
echo $S1_ROOT/hdl/rtl/s1_top/rst_ctrl.v >> $FILELIST_VCS
|
31 |
|
|
echo $S1_ROOT/hdl/rtl/s1_top/int_ctrl.v >> $FILELIST_VCS
|
32 |
|
|
echo $S1_ROOT/hdl/rtl/s1_top/spc2wbm.v >> $FILELIST_VCS
|
33 |
|
|
echo $S1_ROOT/hdl/rtl/s1_top/s1_top.v >> $FILELIST_VCS
|
34 |
|
|
echo $S1_ROOT/hdl/behav/testbench/mem_harness.v >> $FILELIST_VCS
|
35 |
|
|
echo $S1_ROOT/hdl/behav/testbench/testbench.v >> $FILELIST_VCS
|
36 |
61 |
fafa1971 |
# echo "+incdir+"`find $S1_ROOT/hdl/rtl/sparc_core -name "include"` >> $FILELIST_VCS
|
37 |
7 |
fafa1971 |
echo "+incdir+"$S1_ROOT/hdl/rtl/s1_top >> $FILELIST_VCS
|
38 |
16 |
fafa1971 |
## TODO
|
39 |
|
|
# please find the proper option for the defines and put them here!!!
|
40 |
7 |
fafa1971 |
|
41 |
|
|
# Create the FPGA filelist (for Icarus synthesis)
|
42 |
|
|
rm -f $FILELIST_FPGA
|
43 |
|
|
touch $FILELIST_FPGA
|
44 |
61 |
fafa1971 |
find $S1_ROOT/hdl/behav/sparc_libs -name "*.v" >> $FILELIST_FPGA
|
45 |
7 |
fafa1971 |
find $S1_ROOT/hdl/rtl/sparc_core -name "*.v" >> $FILELIST_FPGA
|
46 |
|
|
echo $S1_ROOT/hdl/rtl/s1_top/rst_ctrl.v >> $FILELIST_FPGA
|
47 |
|
|
echo $S1_ROOT/hdl/rtl/s1_top/int_ctrl.v >> $FILELIST_FPGA
|
48 |
|
|
echo $S1_ROOT/hdl/rtl/s1_top/spc2wbm.v >> $FILELIST_FPGA
|
49 |
|
|
echo $S1_ROOT/hdl/rtl/s1_top/s1_top.v >> $FILELIST_FPGA
|
50 |
61 |
fafa1971 |
# echo "+incdir+"`find $S1_ROOT/hdl/rtl/sparc_core -name "include"` >> $FILELIST_FPGA
|
51 |
7 |
fafa1971 |
echo "+incdir+"$S1_ROOT/hdl/rtl/s1_top >> $FILELIST_FPGA
|
52 |
|
|
echo "+define+FPGA_SYN" >> $FILELIST_FPGA
|
53 |
16 |
fafa1971 |
echo "+define+FPGA_SYN_1THREAD" >> $FILELIST_FPGA
|
54 |
|
|
echo "+define+FPGA_SYN_NO_SPU" >> $FILELIST_FPGA
|
55 |
7 |
fafa1971 |
|
56 |
|
|
# Create the DC filelist (for Synopsys synthesis)
|
57 |
|
|
rm -f $FILELIST_DC
|
58 |
|
|
touch $FILELIST_DC
|
59 |
61 |
fafa1971 |
find $S1_ROOT/hdl/behav/sparc_libs -name "*.v" >> $FILELIST_DC
|
60 |
7 |
fafa1971 |
find $S1_ROOT/hdl/rtl/sparc_core -name "*.v" >> $FILELIST_DC
|
61 |
|
|
echo $S1_ROOT/hdl/rtl/s1_top/rst_ctrl.v >> $FILELIST_DC
|
62 |
|
|
echo $S1_ROOT/hdl/rtl/s1_top/int_ctrl.v >> $FILELIST_DC
|
63 |
|
|
echo $S1_ROOT/hdl/rtl/s1_top/spc2wbm.v >> $FILELIST_DC
|
64 |
|
|
echo $S1_ROOT/hdl/rtl/s1_top/s1_top.v >> $FILELIST_DC
|
65 |
16 |
fafa1971 |
sed -e 's/^/analyze \-format verilog -define { FPGA_SYN , FPGA_SYN_1THREAD , FPGA_SYN_NO_SPU } /g' $FILELIST_DC > temp.v
|
66 |
7 |
fafa1971 |
mv -f temp.v $FILELIST_DC
|
67 |
|
|
cat $S1_ROOT/tools/src/build_dc.cmd >> $FILELIST_DC
|
68 |
|
|
|
69 |
42 |
fafa1971 |
# Create the XST filelist (for Xilinx ISE synthesis)
|
70 |
|
|
rm -f $FILELIST_XST
|
71 |
|
|
touch $FILELIST_XST
|
72 |
50 |
fafa1971 |
find $S1_ROOT/hdl/behav/sparc_libs -name "*.v" >> $FILELIST_XST
|
73 |
42 |
fafa1971 |
find $S1_ROOT/hdl/rtl/sparc_core -name "*.v" >> $FILELIST_XST
|
74 |
|
|
echo $S1_ROOT/hdl/rtl/s1_top/rst_ctrl.v >> $FILELIST_XST
|
75 |
|
|
echo $S1_ROOT/hdl/rtl/s1_top/int_ctrl.v >> $FILELIST_XST
|
76 |
|
|
echo $S1_ROOT/hdl/rtl/s1_top/spc2wbm.v >> $FILELIST_XST
|
77 |
|
|
echo $S1_ROOT/hdl/rtl/s1_top/s1_top.v >> $FILELIST_XST
|
78 |
|
|
sed -e 's/^/verilog work /g' $FILELIST_XST > temp.v
|
79 |
|
|
mv -f temp.v $FILELIST_XST
|
80 |
|
|
|