1 |
7 |
fafa1971 |
#!/bin/bash
|
2 |
|
|
|
3 |
|
|
# Create the Icarus filelist (for Icarus simulation)
|
4 |
|
|
rm -f $FILELIST_ICARUS
|
5 |
|
|
touch $FILELIST_ICARUS
|
6 |
|
|
find $S1_ROOT/hdl/behav/sparc_libs -name "*.v" >> $FILELIST_ICARUS
|
7 |
|
|
find $S1_ROOT/hdl/rtl/sparc_core -name "*.v" >> $FILELIST_ICARUS
|
8 |
|
|
echo $S1_ROOT/hdl/rtl/s1_top/rst_ctrl.v >> $FILELIST_ICARUS
|
9 |
|
|
echo $S1_ROOT/hdl/rtl/s1_top/int_ctrl.v >> $FILELIST_ICARUS
|
10 |
|
|
echo $S1_ROOT/hdl/rtl/s1_top/spc2wbm.v >> $FILELIST_ICARUS
|
11 |
|
|
echo $S1_ROOT/hdl/rtl/s1_top/s1_top.v >> $FILELIST_ICARUS
|
12 |
|
|
echo $S1_ROOT/hdl/behav/testbench/mem_harness.v >> $FILELIST_ICARUS
|
13 |
|
|
echo $S1_ROOT/hdl/behav/testbench/testbench.v >> $FILELIST_ICARUS
|
14 |
|
|
echo "+incdir+"`find $S1_ROOT/hdl/rtl/sparc_core -name "include"` >> $FILELIST_ICARUS
|
15 |
|
|
echo "+incdir+"$S1_ROOT/hdl/rtl/s1_top >> $FILELIST_ICARUS
|
16 |
|
|
|
17 |
|
|
# Create the VCS filelist (for Synopsys simulation)
|
18 |
|
|
rm -f $FILELIST_VCS
|
19 |
|
|
touch $FILELIST_VCS
|
20 |
|
|
find $S1_ROOT/hdl/behav/sparc_libs -name "*.v" >> $FILELIST_VCS
|
21 |
|
|
find $S1_ROOT/hdl/rtl/sparc_core -name "*.v" >> $FILELIST_VCS
|
22 |
|
|
sed -e 's/^/\-v /g' $FILELIST_VCS > temp.v
|
23 |
|
|
mv -f temp.v $FILELIST_VCS
|
24 |
|
|
echo $S1_ROOT/hdl/rtl/s1_top/rst_ctrl.v >> $FILELIST_VCS
|
25 |
|
|
echo $S1_ROOT/hdl/rtl/s1_top/int_ctrl.v >> $FILELIST_VCS
|
26 |
|
|
echo $S1_ROOT/hdl/rtl/s1_top/spc2wbm.v >> $FILELIST_VCS
|
27 |
|
|
echo $S1_ROOT/hdl/rtl/s1_top/s1_top.v >> $FILELIST_VCS
|
28 |
|
|
echo $S1_ROOT/hdl/behav/testbench/mem_harness.v >> $FILELIST_VCS
|
29 |
|
|
echo $S1_ROOT/hdl/behav/testbench/testbench.v >> $FILELIST_VCS
|
30 |
|
|
echo "+incdir+"`find $S1_ROOT/hdl/rtl/sparc_core -name "include"` >> $FILELIST_VCS
|
31 |
|
|
echo "+incdir+"$S1_ROOT/hdl/rtl/s1_top >> $FILELIST_VCS
|
32 |
|
|
|
33 |
|
|
# Create the FPGA filelist (for Icarus synthesis)
|
34 |
|
|
rm -f $FILELIST_FPGA
|
35 |
|
|
touch $FILELIST_FPGA
|
36 |
|
|
find $S1_ROOT/hdl/macrocell/sparc_libs -name "*.v" >> $FILELIST_FPGA
|
37 |
|
|
find $S1_ROOT/hdl/rtl/sparc_core -name "*.v" >> $FILELIST_FPGA
|
38 |
|
|
echo $S1_ROOT/hdl/rtl/s1_top/rst_ctrl.v >> $FILELIST_FPGA
|
39 |
|
|
echo $S1_ROOT/hdl/rtl/s1_top/int_ctrl.v >> $FILELIST_FPGA
|
40 |
|
|
echo $S1_ROOT/hdl/rtl/s1_top/spc2wbm.v >> $FILELIST_FPGA
|
41 |
|
|
echo $S1_ROOT/hdl/rtl/s1_top/s1_top.v >> $FILELIST_FPGA
|
42 |
|
|
echo "+incdir+"`find $S1_ROOT/hdl/rtl/sparc_core -name "include"` >> $FILELIST_FPGA
|
43 |
|
|
echo "+incdir+"$S1_ROOT/hdl/rtl/s1_top >> $FILELIST_FPGA
|
44 |
|
|
echo "+define+FPGA_SYN" >> $FILELIST_FPGA
|
45 |
|
|
#echo "+define+DEFINE_0IN" >> $FILELIST_FPGA
|
46 |
|
|
|
47 |
|
|
# Create the DC filelist (for Synopsys synthesis)
|
48 |
|
|
rm -f $FILELIST_DC
|
49 |
|
|
touch $FILELIST_DC
|
50 |
|
|
find $S1_ROOT/hdl/macrocell/sparc_libs -name "*.v" >> $FILELIST_DC
|
51 |
|
|
find $S1_ROOT/hdl/rtl/sparc_core -name "*.v" >> $FILELIST_DC
|
52 |
|
|
echo $S1_ROOT/hdl/rtl/s1_top/rst_ctrl.v >> $FILELIST_DC
|
53 |
|
|
echo $S1_ROOT/hdl/rtl/s1_top/int_ctrl.v >> $FILELIST_DC
|
54 |
|
|
echo $S1_ROOT/hdl/rtl/s1_top/spc2wbm.v >> $FILELIST_DC
|
55 |
|
|
echo $S1_ROOT/hdl/rtl/s1_top/s1_top.v >> $FILELIST_DC
|
56 |
|
|
#sed -e 's/^/analyze \-format verilog -define { FPGA_SYN , DEFINE_0IN } /g' $FILELIST_DC > temp.v
|
57 |
|
|
sed -e 's/^/analyze \-format verilog -define { FPGA_SYN } /g' $FILELIST_DC > temp.v
|
58 |
|
|
mv -f temp.v $FILELIST_DC
|
59 |
|
|
cat $S1_ROOT/tools/src/build_dc.cmd >> $FILELIST_DC
|
60 |
|
|
|